5.11 Conclusion
In this chapter you have learned how to use SystemVerilog’s interfaces to organize the communication between design blocks and your testbench. With this design construct, you can replace dozens of signal connections with a single interface, making your code easier to maintain and improve, and reducing the number of wiring mistakes.
SystemVerilog also introduces the program block to hold your testbench and to reduce race conditions between the device under test and the testbench. With a clocking block in an interface, your testbenches will drive and sample design signals correctly relative to the clock.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
Rights and permissions
Copyright information
© 2006 Springer Science+Business Media, LLC
About this chapter
Cite this chapter
(2006). Connecting the Testbench and Design. In: Systemverilog for Verification. Springer, Boston, MA. https://doi.org/10.1007/0-387-27038-8_5
Download citation
DOI: https://doi.org/10.1007/0-387-27038-8_5
Publisher Name: Springer, Boston, MA
Print ISBN: 978-0-387-27036-4
Online ISBN: 978-0-387-27038-8
eBook Packages: EngineeringEngineering (R0)