10.5 Conclusion
The interface construct in SystemVerilog provides a powerful technique to group together the connectivity, timing, and functionality for the communication between blocks. In this chapter you saw how you can create a single testbench that connects to many different design configurations containing multiple interfaces. Your signal layer code can connect to a variable number of physical interfaces at run-time with virtual interfaces. Additionally, an interface can contain the procedural code that drives the signals and assertions to check the protocol.
In many ways, an interface can resemble a class with pointers, encapsulation, and abstraction. This lets you create an interface to model your system at a higher level than Verilog’s traditional ports and wires. Just remember to keep the testbench in the program block.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
Rights and permissions
Copyright information
© 2006 Springer Science+Business Media, LLC
About this chapter
Cite this chapter
(2006). Advanced Interfaces. In: Systemverilog for Verification. Springer, Boston, MA. https://doi.org/10.1007/0-387-27038-8_10
Download citation
DOI: https://doi.org/10.1007/0-387-27038-8_10
Publisher Name: Springer, Boston, MA
Print ISBN: 978-0-387-27036-4
Online ISBN: 978-0-387-27038-8
eBook Packages: EngineeringEngineering (R0)