Skip to main content
SpringerLink
Log in

ΣΔ Fractional-N PLL Synthesizer

  • Chapter
CMOS PLL Synthesizers: Analysis and Design

Part of the book series: The International Series in Engineering and Computer Science ((SECS,volume 783))

  • 2399 Accesses

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Log in via an institution
Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 84.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 109.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD 109.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. T. Riley, M. Copeland, and T. Kwasniewski, “Delta-sigma modulation in fractional-N frequency synthesis,” IEEE J. Solid-State Circuits, vol. 28, pp. 553–559, May 1993

    Article  Google Scholar 

  2. B. Miller and B. Conley, “A multiple modulator fractional divider,” Proc. 44th Annu. Frequency Control Symp., May 1990, pp. 559–568

    Google Scholar 

  3. N. King, “Phase-locked loop variable frequency generator,” US Patent #4204174, May 1980

    Google Scholar 

  4. J. Wells, “Frequency synthesizers,” European Patent #125790, Nov. 1984

    Google Scholar 

  5. C. Vaucher, Architectures for RF Frequency Synthesizers. Boston, MA: Kluwer, 2002

    Google Scholar 

  6. W. Rhee, B. Song, and A. Ali, “A 1.1-GHz CMOS fractional-N frequency synthesizer with 3-b third-order ΣΔ modulator,” IEEE J. Solid-State Circuits, vol. 35, pp. 1453–1460, Oct. 2000

    Article  Google Scholar 

  7. B. De Muer and M. Steyaert, “A CMOS monolithic ΔΣ-controlled fractional-N frequency synthesizer for DCS-1800,” IEEE J, Solid-State Circuits, vol. 37, pp. 835–844, July 2002

    Article  Google Scholar 

  8. N. Filiol, T. Tiley, C. Plett, and M. Copeland, “An agile ISM band frequency synthesizer with built-in GMSK data modulation,” IEEE J. Solid-State Circuits, vol. 33, pp. 998–1008, July 1998

    Article  Google Scholar 

  9. W. Bax, and M. Copeland, “A GMSK modulator using a ΣΔ frequency discriminator-based synthesizer,” IEEE J. Solid-State Circuits, vol. 36, pp. 1218–1227, Aug. 2001

    Article  Google Scholar 

  10. M. Perrott, T. Tewksbury, and G. Sodini, “A 27-mW CMOS fractional-N frequency synthesizer using digital compensation for 2.5-Mb/s GFSK modulation,” IEEE J. Solid-State Circuits, vol. 32, pp. 2048–2060, Dec. 1997

    Article  Google Scholar 

  11. S. Willingham, M. Perrott, B. Setterberg, A. Grzegorek, and B. MaFarland, “An integrated 2.5GHz ΣΔ frequency synthesizer with 5µs settling time and 2Mb/s closed-loop modulation,” in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, Feb. 2000, pp. 200–201

    Google Scholar 

  12. M. Hovin, A. Olsen, T. Lande, and C. Toumazon, “Delta-sigma modulators using frequency modulated intermediate values,” IEEE J. Solid-State Circuits, vol. 32, pp. 13–22, Jan. 1997

    Article  Google Scholar 

  13. T. Musch, I. Rolfes, and B. Schiek, “A highly linear frequency ramp generator based on a fractional divider phase-locked loop,” IEEE Trans. Instruments Measurement, vol. 48, pp. 634–637, Apr. 1999

    Article  Google Scholar 

  14. S. Norsworthy, R. Schreier, and G. Temes, Eds., Delta-Sigma Data Converters: Thoery, Design and Simulation. New York: IEEE Press, 1997

    Google Scholar 

  15. G. Fischer and A. Davis, “Alternative topologies for sigma-delta modulators — A comparative study,” IEEE Trans. Circuits Syst. II, vol. 44, pp. 789–797, Oct. 1997

    Article  Google Scholar 

  16. F. Medeiro, B. Perez-Verdu, J. Rosa, and A. Rodriguez-Vazquez, “Fourth-order Cascade SC ΣΔ modulators: A comparative study,” IEEE Trans. Circuits Syst. I, vol. 45, pp. 1041–1051, Oct. 1998

    Article  Google Scholar 

  17. A. Marques, V. Peluso, M. Steyaert, and W. Sansen, “Optimal parameters for ΔΣ modulator topologies,” IEEE Trans. Circuits Syst. II, vol. 45, pp. 1332–1241, Sept. 1998

    Article  Google Scholar 

  18. T. Kenny, T. Riley, N. Filiol, and M. Copeland, “Design and realization of a digital ΔΣ modulator, for fractional-N frequency synthesis,” IEEE Trans, on Vehicular Technology, vol. 48, pp. 510–521, Mar. 1999

    Article  Google Scholar 

  19. L. Sun, T. Lepley, F. Nozahic, A. Bellissant, T. Kwasniewski, and B. Heim, “Reduced complexity, high performance digital delta-sigma modulator for fractional-N frequency synthesis,” IEEE Proc. ISCAS, vol. 2, Orlando, FL, July 1999, pp. 152–155

    Google Scholar 

  20. C. Lo, “A 1.5-V 900-MHz Monolithic CMOS fast-switching frequency synthesizer for wireless applications,” Master thesis, The Hong Kong University of Science and Technology (HKUST), China, Jan. 2000

    Google Scholar 

  21. B. Miller and R. Conley, “A multiple modulator fractional divider,” IEEE Trans. Instrumentation and Measurement, vol. 40, pp. 578–583, June 1991

    Article  Google Scholar 

  22. B. Muer and M. Steyaert, “On the analysis of AS fractional-N frequency synthesizers for high-spectral purity,” IEEE Trans. Circuits Syst. II, vol. 50, pp. 794–803, Nov. 2003

    Article  Google Scholar 

  23. T. Riley, N. Filiol, Q. Du, and J. Kostamovaara, “Techniques for in-band phase noise reduction in ΣΔ synthesizers,” IEEE Trans. Circuits Syst. II, vol. 50, pp. 794–803, Nov. 2003

    Article  Google Scholar 

  24. C. Durdodt, M. Friedrich, C. Grewing, M. Hammes, A. Hanke, S. Heinen, J. Oehm, D. Pham-Stabner, D. Seippel, D. Theil, S. Van Waasen, and E. Wagner, “A low-IF RX two-point ΣΔ-modulation TX CMOS single-chip Bluetooth solution,” IEEE Trans. Microwave Theory Tech., vol. 49, pp. 1531–1537, Sept. 2001

    Article  Google Scholar 

  25. T. Riley and M. Copeland, “A simplified continuous phase modulator technique,” IEEE Trans. Circuits Syst. II., vol. 41, pp. 321–328, May 1994

    Article  Google Scholar 

  26. N. Filiol, “Sigma-delta modulation for FM mobile radio,” Ph.D. dissertation, Carleton University, Ottawa, Canada, 1999

    Google Scholar 

  27. C. Okeeffe and M. Fitzgibbon, “A direct digital modulation technique for GSM/PCS/DCS applications using a 24 bit multi-accumulator fractional-N synthesizer,” IEE Workshop on SoC, Sept. 2000, pp. 6/1–6/11

    Google Scholar 

  28. D. R. McMahil and C. Sodini, “A 2.5-Mb/s GFSK 5.0-Mb/s 4-FSK automatically calibrated Σ-Δ frequency synthesizer,” IEEE J. Solid-State Circuits, vol. 37, pp. 18–26, Jan. 2002

    Article  Google Scholar 

  29. T. Stetzler, I. Post, J. Havens, and M. Koyama, “A 2.7–4.5V single chip GSM transceiver RF integrated circuit,” IEEE J. Solid-State Circuits, vol. 30, pp. 1421–1429, Dec. 1995

    Article  Google Scholar 

  30. J. Weldon, R. Narayanaswami, J. Rudell, L. Lin, M. Otsuka, S. Dedieu, L. Tee, K. Tsai, C. Lee, and P. Gray, “A 1.75-GHz highly integrated narrow-band CMOS transmitter with harmonic-rejection mixers,” IEEE J. Solid-State Circuits, vol. 36, pp. 2003–2015, Dec. 2001

    Article  Google Scholar 

  31. W. Bax, T. Riley, C. Plett, and M. Copeland, “A ΣΔ frequency discriminator based synthesizer,” in IEEE Proc. ISCAS, vol. 1, May 1995, pp. 1–4

    Google Scholar 

  32. N. Filiol, C. Plett, T. Riley, and M. Copeland, “An interpolated frequency-hopping spread-spectrum transceiver,” IEEE Trans. Circuits Syst. II, vol. 45, pp. 3–12, Jan. 1998

    Article  Google Scholar 

  33. W. Bax, “Modulation and frequency synthesis for wireless digital radio,” Ph.D. dissertation, Carleton University, Ottawa, Canada, Oct. 1999

    Google Scholar 

  34. R. Beard and M. Copeland, “An oversampling delta-sigma frequency discriminator,” IEEE Trans. Circuits Syst. II, vol. 41, pp. 26–32, Jan. 1994

    Article  Google Scholar 

  35. W. Bax, M. Copeland, and T. Riley, “A single-loop second-order ΣΔ frequency discriminator,” IEEE-CAS Region 8 Workshop on Analog and Mixed-Signal IC Design, Sept. 1996, pp. 26–31

    Google Scholar 

  36. I. Galton, “High-order delta-sigma frequency-to-digital converter,” in Proc. IEEE ISCAS, vol. 5, pp. 441–444, May 1994

    Article  Google Scholar 

  37. I. Galton, “A practical second-order delta-sigma frequency-to-digital converter,” in Proc. IEEE ISCAS, vol. 1, May 1995, pp. 5–8

    Google Scholar 

  38. W. Huff and I. Galton, “Nonuniform-to-uniform decimation for delta-sigma frequency-to-digital conversion,” in Proc. IEEE ISCAS, vol. 1, May 1998, pp. 365–368

    Google Scholar 

  39. I. Galton, W. Huff, P. Carbone, and E. Siragusa, “A delta-sigma PLL for 14-b, 50kSample/s frequency-to-digital conversion,” IEEE J. Solid-State Circuits, vol. 33, pp. 2042–2053, Dec. 1998

    Article  Google Scholar 

  40. 1. Galton, “Analog-input digital phase-locked loops for precise frequency and phase demodulation,” IEEE Trans. Circuits Syst. II, vol. 42, pp. 621–630, Oct. 1995

    Article  Google Scholar 

  41. M. Perrott, M. Trott, and C. Sodini, “A modeling approach for Σ-Δ fractional-N frequency synthesizers allowing straightforward noise analysis,” IEEE J. Solid-State Circuits, vol. 37, pp. 1028–1038, Aug. 2002

    Article  Google Scholar 

  42. J. Hein and J. Scott, “z-domain model for discrete-time PLL’s,” IEEE Trans. Circuits Syst., vol. 35, pp. 1393–1400, Nov. 1988

    Article  Google Scholar 

  43. Y. Fan, “Model, analyze, and simulate ΣΔ fractional-N frequency synthesizers,” Microwave & RF, pp. 183–194, Dec. 2000

    Google Scholar 

  44. C. Lo and H. Luong, “A 1.5-V 900-MHz monolithic CMOS fast-switching frequency synthesizer for wireless applications,” IEEE J. Solid-State Circuits, vol. 37, pp. 459–470, Apr. 2002

    Article  Google Scholar 

  45. W. Yan and H. Luong, “A 2-V 900-MHz monolithic CMOS dual-loop frequency synthesizer for GSM receivers,” IEEE J. Solid-State Circuits, vol. 36, pp. 204–216, Feb. 2001

    Article  Google Scholar 

  46. S. Tadjpour, E. Cijvat, E. Hegazi, and A. Abidi, “A 900-MHz dual-conversion low-IF GSM receiver in 0.35εm CMOS,” IEEE J. Solid-State Circuits, vol. 36, pp. 1992–2002, Dec. 2001

    Article  Google Scholar 

  47. J. Craninckx, M. Steyaert, and H. Mivakawa, “A fully integrated spiral-LC CMOS VCO set with prescaler for GSM and DCS-1800 systems,” in Proc. IEEE Custom Integrated Circuits Conf. (CICC), May 1997, pp. 403–406

    Google Scholar 

Download references

Rights and permissions

Reprints and permissions

Copyright information

© 2005 Springer Science+Business Media, Inc.

About this chapter

Cite this chapter

(2005). ΣΔ Fractional-N PLL Synthesizer. In: CMOS PLL Synthesizers: Analysis and Design. The International Series in Engineering and Computer Science, vol 783. Springer, Boston, MA. https://doi.org/10.1007/0-387-23669-4_4

Download citation

  • DOI: https://doi.org/10.1007/0-387-23669-4_4

  • Publisher Name: Springer, Boston, MA

  • Print ISBN: 978-0-387-23668-1

  • Online ISBN: 978-0-387-23669-8

  • eBook Packages: EngineeringEngineering (R0)

Publish with us

Policies and ethics

Search

Navigation