Abstract
In this chapter we present the background on the ever-present don’t care conditions in Boolean networks. In particular, we discuss various circuit don’t care conditions, together with the exact and approximate ways of their identification. The material discussed here bears a particular importance, as the presented methods for recognizing don’t cares will be applied in a key step of identifying redundant design errors.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
Rights and permissions
Copyright information
© 2004 Springer Science + Business Media, Inc.
About this chapter
Cite this chapter
(2004). Don’t Cares and Their Calculation. In: Verification by Error Modeling. Frontiers in Electronic Testing, vol 25. Springer, Boston, MA. https://doi.org/10.1007/0-306-48739-X_3
Download citation
DOI: https://doi.org/10.1007/0-306-48739-X_3
Publisher Name: Springer, Boston, MA
Print ISBN: 978-1-4020-7652-7
Online ISBN: 978-0-306-48739-2
eBook Packages: Springer Book Archive