Abstract
This paper describes aspects of the process and methodologies used in the development of a complex System On Chip. SystemC played a key role in supporting the technical work based on a defined refinement process from early architectural modelling to detailed cycle accurate modelling elements which enabled early co-simulation and validation work. In addition to SystemC, significant use was made of the Unified Modelling Language, and process and methodology associated with it, to provide visual, structured models and documentation of the architecture and design as it developed.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2003 Kluwer Academic Publishers
About this chapter
Cite this chapter
Vanderperren, Y., Pauwels, M., Dehaene, W., Berna, A., Özdemir, F. (2003). A SystemC Based System On Chip Modelling and Design Methodology. In: Müller, W., Rosenstiel, W., Ruf, J. (eds) SystemC. Springer, Boston, MA. https://doi.org/10.1007/0-306-48735-7_1
Download citation
DOI: https://doi.org/10.1007/0-306-48735-7_1
Publisher Name: Springer, Boston, MA
Print ISBN: 978-1-4020-7479-0
Online ISBN: 978-0-306-48735-4
eBook Packages: Springer Book Archive