Skip to main content

Abstract

This chapter gives a general overview of the performance analysis techniques, used during architecture exploration on different levels of abstraction, of a networking environment. The basic techniques for constructing, validating and verifying models are discussed. A set of generic guidelines and warnings for interpretation of simulation results and for architecture exploration is given. We state that performance analysis can significantly support architecture validation and exploration for complex systems through learning about the system, detect unforeseen bottlenecks or shortcomings early in design flow, quantitative assessment of impact of design decisions, algorithm exploration, tuning functional algorithm to practical design, aid in determining optimum dimensions, settings (thresholds, ⋯) and sensitivity. We will focus on a methodology enabling the assessment of system level modelling from a performance modelling in the context of system-level IP Reuse.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 84.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 109.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD 109.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Floyd S., Fall K. Promoting the Use of End-to-End Congestion Control in the Internet. IEEE/ACM Transactions on Networking, August 1999.

    Google Scholar 

  2. Niemegeers A., De Jong, G. An Incremental Specification Flow for Real Time Embedded Systems’, Proceedings of the first IEEE/HLDVT workshop, 1999.

    Google Scholar 

  3. Park S. K., Miller, K. W. Random Number Generators: good ones are hard to find. Communications of the ACM, Volume 31, Number 31, October 1998.

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2004 Springer Science + Business Media, Inc.

About this chapter

Cite this chapter

Gendarme, C., van Sas, J. (2004). System Performance Analysis. In: Cavalloro, P., et al. System Level Design Model with Reuse of System IP. Springer, Boston, MA. https://doi.org/10.1007/0-306-48733-0_6

Download citation

  • DOI: https://doi.org/10.1007/0-306-48733-0_6

  • Publisher Name: Springer, Boston, MA

  • Print ISBN: 978-1-4020-7594-0

  • Online ISBN: 978-0-306-48733-0

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics