Abstract
Diversity of computational requirements of information technology products will increase. The products will be based on computers, but the full exploitation of silicon capacity will require improvements in design productivity and system architectures. The chapter presents a backbone-platform-system methodology for development of products that are based on a network-on-chip concept. Encapsulation of dedicated subsystems into a NOC system is the key idea of an “integrated distributed embedded system” approach. The cornerstones of the methodology are the reuse of a NOC backbone and a platform architecture. The NOC backbone encapsulates the physical integration problems into communication solution for system architect. The NOC platform provides application area optimized computation and storage resources for system developers. Essential parts of the methodology are decision-support methods for both NOC platform and NOC system designers.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Allan, A. et al, 2001 Technology Roadmap for Semiconductors, Computer, Vol. 35, No. 1, 2002, pp. 42–53
Kumar, S., et al, A Network on Chip Architecture and Design Methodology, Proc. of 2002 IEEE Computer Society Annual Symposium on VLSI, 2002, pp. 117–124
Chang, H. et al, Surviving the SOC Revolution-A Guide to platform based design, Kluwer, 1999, 235 pp.
Compton K. and Hauck, S., Reconfigurable Computing: A Survey of Systems and Software, ACM Computing Surveys, Vol. 34, No. 2, 2002, pp. 171–210
Porter, M., Competitive Strategy, Free Press, 1980, 365 pp.
Day, R.G. Quality Function Deployment-linking a company with its customers, ASQC Qulaity Press, 1993, 245 pp.
Wolf, W. Computers and Components-Principles of Embedded Computing System Design, Morgan-Kauffman Publishers, 2001, 662 pp.
Smith, M. J. S., Application-specific integrated circuits, Addison-Wesley, 1997, 1040 pp.
Gajski, D. (ed.), Silicon Compilation, Addison-Wesley, 1988, 450 pp.
MacMillen, D. et al, An Industrial View of Electronic Design Automation, IEEE Trans. on Computer Aided Design of Integrated Circuits and Systems, Vol. 19, No. 12, 2000, pp. 1428–1448
Ernst, R. et al, Hardware-Software cosynthesis for microcontrollers, IEEE Design and Test of Computers, Vol. 10, No. 4, 1993, pp. 64–75
De Micheli, G., Computer-aided hardware-software codesign, IEEE Micro, Vol. 14, No. 4, 1994, pp. 10–16
Kumar, S. et al, The codesign of embedded systems: a unified hardware/software representation, Kluwer, 1996, 274 pp.
Edwards, S. et al, Design of Embedded Systems: Formal Models, Validation and Synthesis, Proceeding of IEEE, Vol. 85, No. 3, 1997, pp. 366–390
Staunstrup, J. and Wolf, W., Hardware/software co-design: principles and practice, Kluwer, 1997, 395 pp.
Eles, P. et al, System Synthesis with VHDL, Kluwer, 1998, 370 pp.
Balarin, F., et al, Hardware-Software Co-Design of Embedded Systems-The POLIS Approach, Kluwer, 1997, 297 pp.
Kreutzer K. et al, System Level Design: Orthogonolization of Concerns and Platform-Based Design, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 19, No. 12, 2000, pp. 1523–1543
Royce, W., Managing the Development of Large Software Systems, IEEE WESCON, 1970, pp. 1–9
McDermid, J.A. (ed.), Software engineer’s reference book, Butterworth, 1991, 1500 pp.
Boehm, B.W, A Spiral Model of Software Development and Enhancement, IEEE Computer, Vol. 21, No. 5, 1988, pp. 61–72
Linton, L. et al, First principles of concurrent engineering: A competitive strategy for product development, Report of the CALS/Concurrent Engineering Electronic System Task Group, 1992
Wheelwright S.C. and Clark, K. B., Revolutionizing Product Development, Free Press, 1992, 364 pp.
Hemani, A. et al, Network on chip: an architecture for billion transistor era, Proc. of IEEE NorChip Conference, 2000, 8 p.
Forsell, M., A Scalable High-Performance Computing Solution for Network-on-Chip, IEEE Micro, Vol. 22, No. 5, 2002, pp. 46–55
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2003 Kluwer Academic Publishers
About this chapter
Cite this chapter
Soininen, JP., Heusala, H. (2003). A Design Methodology for NOC-Based Systems. In: Jantsch, A., Tenhunen, H. (eds) Networks on Chip. Springer, Boston, MA. https://doi.org/10.1007/0-306-48727-6_2
Download citation
DOI: https://doi.org/10.1007/0-306-48727-6_2
Publisher Name: Springer, Boston, MA
Print ISBN: 978-1-4020-7392-2
Online ISBN: 978-0-306-48727-9
eBook Packages: Springer Book Archive