This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
K. Bernstein & N. J. Rohrer, “SOI Circuit Design Concepts”, Kluwer Academic Publishers, January 2000, ISBN 0-7923-7762-1
D. H. Allen, et. al., “A 0.2um 1.8V SOI 550MHZ 64b PowerPC microprocessor with copper interconnects”, Proceedings of 1999 IEEE ISSCC, 1999, pp. 438–439.
A. Wei, et. al., “Minimizing floating body induced threshold voltage variation in partially depleted SOI CMOS” IEEE Electron Device Letters, Vol 17, Aug 1996, pp. 391–394.
J. Uyemura, “CMOS Logic design style”, Kluwer Academic Publishers.
C. Kim at el., “Parallel Dynamic Logic with speed enhance skewed static logic”, ISCAS 2000.
C. T. Chuang, et. al., “SOI for Digital CMOS VLSI: Design considerations and Advances”, IEEE Proceedings, Vol 86, No. 4, April 1988, pp. 689–720.
K. Yano, et. al., “A 3.8nS CMOS 16×16 bit multiplier using complementary pass transistor logic”, IEEE JSSC, Vol 25, Mar 1990, pp. 388–395.
M. Suzuki, et. al., “A 1.5nS 32b CMOS ALUin double pass transistor logic”, ISSCC Dig. Tech. Papers, 1993, pp. 90–91.
Y. Sasaki, et. al., “Multilevel pass transistor logic for low power ULSI”, Dig. Tech. Papers, Symp. Low power Electronics, 1995, pp. 14–17.
C. T. Chuang, et. al., “Dual mode parasitic bipolar effect in dynamic CVSL XOR circuit with floating body PDSOI devices”, VLSI Technology, Taipei, 1997, pp. 288–292.
M. M. Pellela, et. al., “Low voltage transient bipolar effect induced by dynamic floating body charging in scaled PD-SOI MOSFET’s” IEEE Electron Device Letters, May 1996, pp. 196–198.
P. F. Lu, et. al., “Floating body effects in PD-SOI CMOS circuits”, Proc. 1996 Int. Symp. Low power Electronics and design, Monterey, CA, Aug 12–14, 1996, pp. 139–144.
J. B. Kuo, et. al., “Compact MOS/Bipolar Charge-Control Models of Partially-Depleted SOI CMOS Devices for VLSI Circuit Simulation — SOI-Technology (ST)-SPICE”, ESSDERC, 1999.
J. B. Kuo, “Modeling of Low-Voltage SOI CMOS VLSI Circuits”, IEEE SCV Solid State Circuits, April 2001 Meeting, (Univ. of Waterloo).
A. Pellela, et. al., “A 2nS access, 500Mhz 288Kb SRAM Macro”, Symp. VLSI Circuits, 1996, pp. 128–129.
T. I. Chappell, et. al., “A 2nS cycle, 4nS access 512Kb CMOS ECL SRAM”, ISSCC Dig. Technical papers, 1991, pp. 50–51.
G. Shahidi, et. al., “Partially Depleted SOI Technology for digital logic” ISSCC 1999, pp. 426–427.
R. Jacob Baker, et. al., “CMOS Design, Layout and simulation”, IEEE Press, ISBN: 0-7803-3416-7
N. Weste & K. Eshragian, “Principles of CMOS VLSI Design — A system perspective”, Reading, MA: Addison-Wesley, 1988.
P. F. Lu, et. al., “Floating body effects in PD-SOI CMOS circuits”, IEEE JSSC, Vol 32., Aug 1997, pp. 1241–1253.
S. Nutoh, et. al., “A 1V high speed digital circuit technology with 0.5um multithreshold CMOS”, Proc. IEEE Int. ASIC Conf., 1993, pp. 186–189.
T. Douseki, et. al., “A 0.5V SIMOX-MTCMOS circuit with 200pS logic gate”, ISSCC Digest technical papers, 1996, pp. 84–85.
T. Fuse, et. al., “0.5V SOI CMOS pass gate logic”, ISSCC Digest technical papers, 1996, pp. 88–89.
T. Fuse, et. al., “A 0.5V 200Mhz, 1-stage 32b ALU using a body bias controlled SOI pass gate logic”, ISSCC Digest Technical papers, 1997, pp. 286–287.
L. S. Y. Wong & G. A. Rigby, “A 1V CMOS digital circuit with double gate driven MOSFET”, ISSCC Digesttechnical papers, 1997, pp. 292–293.
Y. Wada, et. al., “Active body bias SOI-CMOS driver circuits”, Symp. VLSI circuits, 1997, pp. 29–30.
I. Y. Chung, et. al., “A new SOI inverter for low power applications”, IEEE International SOI Conference, 1996, pp. 20–21.
J. H. Lee & Y. J. Park, “High speed SOI buffer circuit with the efficient connection of subsidiary MOSFET’s for dynamic threshold control”, Proc. IEEE Int. SOI conference, 1997, pp. 152–153.
T. W. Houston, “A novel dynamic Vt circuit configuration”, Proc. IEEE SOI Conference, 1997, pp. 154–155.
K. Mistry, et. al., “A 2V 0.35um PD-SOI SOI-CMOS technology” IEDM Technical digest, 1997, pp. 583–586.
D. J. Schepis, et. al., “A 0.25um CMOS SOI technology and its application to 4Mb SRAM”, IEDM technical digest, 1997, pp. 587–590.
D. Suh & J. G. Fossum, “Dynamic floating body instabilities in PD-SOI CMOS circuits”, IEDM Digest, 1994, pp. 661–664.
C. Y. Chang & S. M. Sze, “ULSI Devices”, John Wiley and Sons, 2000, ISBN 0-471-24067-2
Rights and permissions
Copyright information
© 2003 Kluwer Academic Publishers
About this chapter
Cite this chapter
(2003). Dynamic SOI Digital Design. In: SOI Design. Springer, Boston, MA. https://doi.org/10.1007/0-306-48161-8_7
Download citation
DOI: https://doi.org/10.1007/0-306-48161-8_7
Publisher Name: Springer, Boston, MA
Print ISBN: 978-0-7923-7640-8
Online ISBN: 978-0-306-48161-1
eBook Packages: Springer Book Archive