Abstract
Circuit techniques for power-aware design are presented, including techniques for a variable supply voltage, a variable threshold voltage, multiple supply voltages, multiple threshold voltages, a low-voltage SRAM, a conditional flip-flop, and an embedded DRAM.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
T. Kuroda, and T. Sakurai, “Overview of low-power ULSI circuit techniques,” IEICE Trans. On Electronics, vol. E78-C, no. 4, pp. 334–344, April 1995.
T. Kuroda, “CMOS design challenges to power wall,” in Proc. of International Microprocesses and Nanotechnology Conference, pp. 6–7, Nov. 2001.
T. Kuroda, “Low power CMOS design challenges,” IEICE Trans. Electronics, vol. E84-C, no. 8, pp. 1021–1028, Aug. 2001.
Chandrakasan, S. Sheng, and R. Brodersen, “Low-power CMOS digital design,” IEEE Journal of Solid-State Circuits, vol. 27, no. 4, pp. 473–484, Apr. 1992.
K. Nose, and T. Sakurai, “Optimisation of VDD and VTH for Low-Power and High-Speed Applications,” in Proc. of ASPDAC, pp. 469–474, Jan. 2000.
T. Kuroda, T. Fujita, S. Mita, T. Nagamatu, S. Yoshioka, K. Suzuki, F. Sano, M. Norishima, M. Murota, M. Kako, M. Kinugawa, M. Kakumu, and T. Sakurai, “A 0.9V 150MHz 10mW 4mm2 2-D discrete cosine transform core processor with variable-threshold-voltage scheme,” IEEE Journal of Solid-State Circuits, vol. 31, no. 11, pp. 1770–1779, Nov. 1996.
T. Kuroda, K. Suzuki, S. Mita, T. Fujita, F. Yamane, F. Sano, A. Chiba, Y. Watanabe, K. Matsuda, T. Maeda, T. Sakurai, and T. Furuyama, “Variable supply-voltage scheme for low-power high-speed CMOS digital design,” IEEE Journal of Solid-State Circuits, vol. 33, no. 3, pp. 454–462, Mar. 1998.
T. Kuroda, T. Fujita, F. Hatori, and T. Sakurai, “Variable threshold-voltage CMOS technology,” IEICE Trans. on Electronics, vol. E83-C, no. 11, pp. 1705–1715, Nov. 2000.
H. Im, T. Inukai, H. Gomyo, T. Hiramoto, and T. Sakurai, “VTCMOS characteristics and its optimum conditions predicted by a compact analytical model,” in ISLPED’ 01 Dig. Tech. Papers, pp. 123–128, Aug. 2001.
S. Narendra, M. Haycock, V. Govindarajulu, V. Erraguntla, H. Wilson, S. Vangal, A. Pangal, E. Seligman, R. Nair, A. Keshavarzi, B. Bloechel, G. Dermer, R. Mooney, N. Borkar, S. Borkar, and V. De, “1.1V 1GHz communications router with on-chip body bias in 150nm CMOS,” in ISSCC’02 Dig. Tech. Papers, pp. 270–271, Feb. 2002.
S. Vangal, N. Borkar, E. Seligman, V. Govindarajulu, V. Erraguntla, H. Wilson, A. Pangal, V. Veeramachaneni, M. Anders, J. Tschanz, Y. Ye, D. Somasekhar, B. Bloechel, G. Dermer, R. Krishnamurthy, S. Narendra, M. Stan, S. Thompson, V. De, and S. Borkar, “A 5GHz 32b Integer-execution core in 130nm Dual-VT CMOS,” in ISSCC’02 Dig. Tech. Papers, pp. 412–413, Feb. 2002.
T. Burd, T. Pering, A. Stratakos, and R. Brodersen, “A dynamic voltage scaled microprocessor system,” IEEE Journal of Solid-State Circuits, vol. 35, pp. 1571–1580, Nov. 2000.
T. Ishihara, and H. Yasuura, “Voltage scheduling problem for dynamically variable voltage processors,” in ISLPED’ 98 Dig. Tech. Papers, pp. 197–202, Aug. 1998.
S. Lee, and T. Sakurai, “Run-Time Voltage Hopping for Low-Power Real-Time Systems,” in Proc. of DAC, pp. 806–809, Jun. 2000.
F. Ichiba, K, Suzuki, S. Mita, T. Kuroda, and T. Furuyama, “Variable supply-voltage scheme with 95%-efficiency dc-dc converter for MPEG-4 Codec,” in ISLPED Dig. Tech. Papers, pp. 54–58, Aug. 1999.
Chandrakasan, W. Bowhill, and F. Fox. Ed. Design of High-performance Microprocessor Circuits, Chapter 4, IEEE Press, Piscataway, NJ, 2000.
V. Oklobdzija, Ed. The Computer Engineering, Section IV, CRC Press, New York, 2002.
T. Kuroda, and M. Hamada, “Low-power CMOS digital design with dual embedded adaptive power supplies,” IEEE Journal of Solid-State Circuits, vol. 35, no. 4, pp. 652–655, April 2000.
K. Usami, M. Igarashi, T. Ishikawa, M. Kanazawa, M. Takahashi, M. Hamada, H. Arakida, T. Terazawa, and T. Kuroda, “Design methodology of ultra low-power mpeg4 codec core exploiting voltage scaling techniques,” in Proc. of DAC, pp. 483–488, June 1998.
M. Takahashi, M. Hamada, T. Nishikawa, H. Arakida, T. Fujita, F. Hatori, S. Mita, K. Suzuki, A. Chiba, T. Terasawa, F. Sano, Y. Watanabe, K. Usami, M. Igarashi, T. Ishikawa, M. Kanazawa, T. Kuroda, and T. Furuyama, “A 60mW MPEG4 video codec using clustered voltage scaling with variable supply-voltage scheme,” IEEE Journal of Solid-State Circuits, vol. 33, no. 11, pp. 1772–1780, Nov. 1998.
M. Hamada, Y. Ootaguro, and T. Kuroda, “Utilizing surplus timing for power reduction,” in Proc. of CICC’2001, pp. 89–92, May 2001.
H. Tanaka et al., “A Precise on-chip voltage generator for a gigascale dram with a negative word-line scheme,” IEEE Journal of Solid-State Circuits, vol. 34, pp. 1084–1090, Aug. 1999.
H. Kawaguchi et al., “Dynamic leakage cut-off scheme for low-voltage SRAM’s,” in Symp. on VLSI Circuits Dig. Tech. Papers, pp. 140–141, June 1998.
K. Agawa, H. Hara, T. Takayanagi, and T. Kuroda, “A bit-line leakage compensation scheme for low-voltage SRAM’s,” IEEE Journal of Solid-State Circuits, vol. 36, no. 5, May 2001.
M. Hamada, T. Terazawa, T. Higashi, S. Kitabayashi, S. Mita, Y. Watanabe, M. Ashino, H. Hara, and T. Kuroda, “Flip-flop selection technique for power-delay trade-off,” in ISSCC’99 Dig. Tech. Papers, pp. 270–271, Feb. 1999.
B. Kong, S. Kim, and Y. Jun, “Conditional-capture flip-flop technique for statistical power reduction,” in ISSCC’ OO Dig. Tech. Papers, pp. 290–291, Feb. 2000.
T. Nishikawa, M. Takahashi, M. Hamada, T. Takayanagi, H. Arakida, N. Machida, H. Yamamoto, T. Fujiyoshi, Y. Maisumoto, O. Yamagishi, T. Samata, A. Asano, T. Terazawa, K. Ohmori, J. Shirakura, Y. Watanabe, H. Nakamura, S. Minami, and T. Kuroda, “A 60MHz 240mW MPEG-4 video-phone LSI with 16Mb embedded DRAM,” in ISSCC Dig. Tech. Papers, pp. 230–231, Feb. 2000.
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2002 Kluwer Academic Publishers
About this chapter
Cite this chapter
Kuroda, T. (2002). Low-Power Digital Circuit Design. In: Pedram, M., Rabaey, J.M. (eds) Power Aware Design Methodologies. Springer, Boston, MA. https://doi.org/10.1007/0-306-48139-1_4
Download citation
DOI: https://doi.org/10.1007/0-306-48139-1_4
Publisher Name: Springer, Boston, MA
Print ISBN: 978-1-4020-7152-2
Online ISBN: 978-0-306-48139-0
eBook Packages: Springer Book Archive