Design Considerations for Multi-Bit ΔΣ Converters
Part of the The International Series in Engineering and Computer Science book series (SECS, volume 686)
- 493 Downloads
KeywordsSwitch Resistance Clock Phase Integration Phase Sampling Capacitance Unit Capacitor
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.
Unable to display preview. Download preview PDF.
© Kluwer Academic Publishers 2003