Advertisement

A/D conversion in radio receivers

Chapter
  • 289 Downloads
Part of the The International Series in Engineering and Computer Science book series (SECS, volume 634)

Keywords

Intermediate Frequency Digital Signal Processor Automatic Gain Control Radio Receiver Channel Filter 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. [2.1]
    Sevenhans, J., “The Single-Chip Digital Mobile Radio: Does it Really Make Sense?,” ISSCC Dig. Tech. Papers, pp. 122–123, Feb. 1999.Google Scholar
  2. [2.2]
    Kianush, K., C. Vaucher, “A global car radio IC with inaudible signal quality checks,” ISSCC Dig. Tech. Papers, pp. 130–131, Feb. 1998.Google Scholar
  3. [2.3]
    Breems, L.J., E.J. van der Zwan and J.H. Huijsing, “A 1.8mW CMOS ΣΔ Modulator for Mobile Communication,” Proc. of. Workshop on Circuits, Systems and Signal Processing, pp. 61–64, Nov. 1998.Google Scholar
  4. [2.4]
    Liu, Chia-Liang, “Impacts of I/Q imbalance on QPSK-OFDMQAM detection,” Proc. of Int. Conf. on Consumer Electronics, pp. 384–385, July, 1998.Google Scholar
  5. [2.5]
    Jantzi, S.A., K.W. Martin, and A.S. Sedra, “Quadrature Bandpass ΣΔ Modulation for Digital Radio,” IEEE J. Solid-State Circuits, 32, pp. 1935–1950, Dec. 1997.CrossRefGoogle Scholar
  6. [2.6]
    Singor, F.W., W.M. Snelgrove, “Switched-Capacitor Bandpass Delta-Sigma A/D Modulation at 10.7 MHz,” IEEE J. Solid-State. Circuits, Vol. 30, pp. 184–192, March 1995.CrossRefGoogle Scholar
  7. [2.7]
    Song, B.S., “A Fourth-Order Bandpass Delta-Sigma Modulator with Reduced Number of Op Amps,” IEEE J. Solid-State Circuits, vol. 30, pp. 1309–1315, Dec. 1995.Google Scholar
  8. [2.8]
    Ong A.K., B.A. Wooley, “A Two-Path Bandpass ΣΔ Modulator for Digital IF Extraction at 20 MHz,” IEEE J. Solid-State Circuits, vol. 32, pp. 1920–1934, Dec. 1997.CrossRefGoogle Scholar
  9. [2.9]
    Hairapetian, A., “An 81 MHz IF Receiver in CMOS,” ISSCC Dig. Tech. Papers, pp. 56–57, Feb. 1996.Google Scholar
  10. [2.10]
    Vorenkamp, P., R. Roovers, “A 12-b, 60-MSample/s Cascaded Folding and Interpolating ADC,” IEEE J. Solid-State Circuits, vol. 32, pp. 1876–1886, Dec. 1997.CrossRefGoogle Scholar
  11. [2.11]
    Kwak, S-U, B-S. Song, K. Bacrania, “A 15-b, 5-Msample/s Low-Spurious CMOS ADC,” IEEE J. of Solid-State Circuits, Vol. 32, pp. 1866–1875, Dec. 1997.CrossRefGoogle Scholar
  12. [2.12]
    Gao, W., W.M. Snelgrove, “A 950-MHz IF Second-Order Integrated LC Bandpass Delta-Sigma Modulator,” IEEE J. Solid-State Circuits, Vol. 33, pp. 723–732, May 1998.CrossRefGoogle Scholar
  13. [2.13]
    Cherry, J.A, W.M. Snelgrove, Continuous-time delta-sigma. modulators for high-speed A/D conversion; theory, practice and. fundamental performance limits, Kluwer Academic Publishers, Boston, 2000.Google Scholar
  14. [2.14]
    Fujimori, I., K. Koyama, D. Trager, F. Tam, L. Longo, “A 5-V Single-Chip Delta-Sigma Audio A/D Converter with 111 dB Dynamic Range,” IEEE J. Solid-State Circuits, Vol. 32, pp. 329–336, March 1997.CrossRefGoogle Scholar
  15. [2.15]
    Ritoniemi, T., E. Pajarre, S. Ingalsuo, T. Husu, V. Eerola, T. Saramaki, “A Stereo Audio Sigma-Delta A/D-Converter,” IEEE J. Solid-State Circuits, vol. 29, pp. 1514–1523, Dec. 1994.CrossRefGoogle Scholar
  16. [2.16]
    Coban, A.L., P.E. Allen, “A 1.5 V 1.0 mW Audio ΣΔ Modulator with 98 dB Dynamic Range,” ISSCC Dig. Tech. Papers, pp. 50–51, Feb. 1999.Google Scholar
  17. [2.17]
    Rabii, S., B. Wooley, “A 1.8-V digital-audio Sigma-Delta modulator in 0.8μm CMOS,” IEEE J. Solid-State Circuits, Vol. 32, pp. 783–796, June 1997.CrossRefGoogle Scholar
  18. [2.18]
    Voorman, J.O., “Continuous-time analog integrated filters,” in Integrated Continuous-Time Filters, IEEE Press, New York, 1993.Google Scholar
  19. [2.19]
    Gingell, M.J., “Single sideband modulation using sequence asymmetric polyphase networks,” Elect. Commun., Vol. 48, pp. 21–25, 1973.Google Scholar
  20. [2.20]
    Crols, J. M.S.J. Steyaert, “A Single-Chip 900 MHz CMOS Receiver Front-End with a High Performance Low-IF Topology,” IEEE J. Solid-State Circuits, Vol. 30, pp.1483–1492, Dec. 1995.Google Scholar
  21. [2.21]
    Rudell, J.C., J.J. Ou, T.B. Cho, G. Chien, F. Brianti, J. A. Weldon, P. R. Gray, “A 1.9-GHz Wide-Band IF Double Conversion CMOS Receiver for Cordless Telephone Applications,” IEEE J. Solid-State. Circuits, Vol. 32, pp. 2071–2088, Dec. 1997.CrossRefGoogle Scholar
  22. [2.22]
    Sansen, W., Advanced engineering course on low-voltage low-power analog CMOS design, Lausanne, June 21–25, 1999.Google Scholar
  23. [2.23]
    Zwan, E.J. van der, K. Philips, C. Bastiaanse, “A 10.7 MHz IF-to-Baseband ΣΔ A/D Conversion System for AM/FM Radio Receivers,” ISSCC Dig. Tech. Papers, pp. 340–341, Feb. 2000.Google Scholar

Copyright information

© Kluwer Academic Publishers 2001

Personalised recommendations