Abstract
In this contribution, a few circuits will be described, which have been designed in a 0.18 μm CMOS process. The circuits, a synthesiser and a 20 dBm power amplifier for Bluetooth and a 10 GHz VCO for the 5 GHz wireless standard, demonstrate the possibility of using CMOS as technology for RF applications.
This is a preview of subscription content, log in via an institution.
Buying options
Tax calculation will be finalised at checkout
Purchases are for personal use only
Learn about institutional subscriptionsPreview
Unable to display preview. Download preview PDF.
References
P. van Zeijl, “RF-circuits for DECT and Bluetooth™”, proc. AACD workshop 2002, Spa
F. Op’t Eynde, “A fully-Integrated Single-chip SOC for Bluetooth,” proceedings ISSCC, pp. 196–197, 2001
J. Cheah, et al., “Design of a Low-Cost Integrated 0.25μm CMOS Bluetooth SOC in 16.5mm2 Silicon Area,” proceedings ISSCC, 2002
D.M.W. Leenaerts, P.H. de Vreede, ‘Mixed mode telecom design’, in Analog Circuit Design, R.J. van de Plassche, J. H. Huijsing, W. M.C. Sansen (eds.), pp. 247–266, Kluwer, 2000
D. Leenaerts, C. Vaucher, J. van der Tang, Circuit Design for RF Transceivers, Kluwer Academic Publishers, Dordrecht 2001
D. Theil, et al., “A fully integrated CMOS frequency synthesizer for Bluetooth,” proceedings RFIC, 2001, pp. 1–4
C.S. Vaucher, “An Adaptive PLL Tuning System Architecture Combining High Spectral Purity and Fast Settling Time”, JSSC April 2000, Vol. 35 No. 4.
D. Leenaerts, et al. “A 0.18μm CMOS 2.45GHz low-power quadrature VCO with 15% tuning range,” proceedings. RFIC, 2002
P. van de Ven, et al., “An optimally coupled 5 GHz quadrature LC oscillator,” Symposium on VLSI, 2001, pp. 115–118
T. Sowlati, D. Leenaerts, “A 2.4GHz 0.18μm CMOS self-biased cascode power amplifier with 23dBm output power,” ISSCC, 2002
C. Fallesen, P. Asbeck, “A IW 0.35μm CMOS power amplifier for GSM-1800 with 45% PAE”, proceedings ISSCC, pp. 158–159, Feb. 2001.
V. Vathulya, T. Sowlati, D. Leenaerts, “Class 1 Bluetooth power amplifier with 24 dBm output power and 48% PAE at 2.4GHz in 0.25μm CMOS”, proceedings ESSCIRC, pp.84–87, 2001
C. Yoo, Q. Huang, “A common-gate switched 0.9W Class E power amplifier with 41% PAE in 0.25μm CMOS”, IEEE J. Solid-State Circuits, pp 823–830, May 2001
T. Kuo, B. Lusignan, “A 1.5W Class-F RF power amplifier in 0.25μm CMOS technology”, proceedings ISSCC, pp. 154–155, 2001
A. Shirvani, D. Su, B. Wooley, “A CMOS RF power amplifier with parallel amplification for efficient power control”, proceedings ISSCC, pp. 156–157, 2001.
Hamid R. Rategh, “A CMOS Frequency Synthesizer with an Injection-Locked Frequency Divider for a 5-GHz Wireless LAN Receiver,” IEEE Journal on Solid-State Circuits, vol. 35, no. 5, May 2000
D. Ham, A. Hajimiri, “Concepts and Methods in Optimization of Integrated LC VCOs”, IEEE Journal of Solid-State Circuits, Vol. 36, 896–909, June 2001.
W. de Cock, M. Steyaert, “A CMOS 10GHz Voltage Controlled Oscillator with integrated high-Q inductor,” proceedings ESSCIRC, pp. 496–499, 2001
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2002 Kluwer Academic Publishers
About this chapter
Cite this chapter
Leenaerts, D., Pavlovic, N. (2002). Design of wireless LAN circuits in RF-CMOS. In: Steyaert, M., van Roermund, A., Huijsing, J.H. (eds) Analog Circuit Design. Springer, Boston, MA. https://doi.org/10.1007/0-306-47951-6_15
Download citation
DOI: https://doi.org/10.1007/0-306-47951-6_15
Publisher Name: Springer, Boston, MA
Print ISBN: 978-1-4020-7216-1
Online ISBN: 978-0-306-47951-9
eBook Packages: Springer Book Archive