This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Allam, M. et al., “Effect of Technology Scaling on Digital CMOS Logic Styles,” IEEE Custom Integrated Circuits Conference, Orlando, FL, May 2000, pp. 401–408.
Allam, M. et al., “Dynamic Mode Logic (DyCML): A New Low-Power High — Performance Logic Style”, IEEE Journal of Solid-State Circuits, vol. 36, no 3. March 2001, pp 550–556.
Allen, D.H. et al., “Custom circuit design as a driver of microprocessor performance”, IBM Journal of Research and Development, vol. 44, no. 6, November 2000, pp. 799–822.
Anderson, C, et al., “Physical Design of A Fourth-Generation POWER GHz Microprocessor,” IEEE International Solid-State Circuits Conference, 2001.
Avant!, Hercules-II Hierarchical Physical Verification and Mask Generation, 2002. http://www.avanticorp.com/Avant!/SolutionsProducts/Products/Item/1,1500,7,00.html
Berstein, K. et al., High Speed CMOS Design Styles, Kluwer Academic Publishers. 1999.
Bohr, M., et al., “A high performance 0.25um logic technology optimized for 1.8 V operation,” Technical Digest of the International Electron Devices Meeting, 1996, pp. 847–850.
Burns, J., “Cell Libraries — Build vs. Buy; Static vs. Dynamic,” Proceedings of the 36 th Design Automation Conference, New Orleans, LA, June 1999. Panel Discussion.
Chang, A., “VLSI Datapath Choices: Cell-Based Versus Full-Custom”, Masters Thesis, Massachusetts Institute of Technology, February 1998.
Chau, R., “30nm and 20nm Physical Gate Length CMOS Transistors,” 2001 Silicon Nanoelectronics Workshop. June 2001. Talk Slides.
Chen, C., Chu, C., and Wong, D., “Fast and Exact Simultaneous Gate and Wire Sizing by Lagrangian Relaxation”, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 18, no. 7, July 1999, pp. 1014–1025.
Clark, L. et al., “A Scalable Performance 32b Microprocessor,” IEEE International Solid-State Circuits Conference, 2001, pp. 186–187, 451.
Collett, R., “Design Productivity: How to Measure It, How to Improve It,” Panel Session, at the 35 th Design Automation Conference, San Francisco, CA, June 1998.
Cooley, J. The Surprise Physical Synthesis Tape-Out Census. December 2000.
Curran, B. “A 1.1GHz First 64b Generation Z900 Microprocessor,” IEEE International Solid-State Circuits Conference, 2001, pp. 194–195, 453–455.
Dally, W. and Poulton, J., Digital Systems Engineering, Cambridge Univ. Press, 1998.
Dally, W. et al., “The Message-Driven Processor: A Multicomputer Processing Node with Efficient Mechanisms”, IEEE Micro, April 1992.
Dally, W. et al., “Architecture and Implementation of the Reliable Router”, Hot-Interconnects II, Palo Alto, CA, August 1994.
Dobberpuhl, D. et al., “A 200 MHz 64-b dual-issue CMOS microprocessor”, IEEE Journal of Solid-State Circuits, vol. 27, no 11, November 1992, pp. 1555–1567.
Doran, R.W., “Variants of an Improved Carry Look-Ahead Adder”, IEEE Transactions on Computers, vol. 37, no. 9, September 1988, pp. 1110–1113.
Fishburn, J., and Dunlop, “A. TILOS: A Posynomial Programming Approach to Transistor Sizing,” Proceedings of the International Conference on Computer-Aided Design, 1985. pp. 326–328.
Gaddis, N. and Lotz, J., “A 64-b Quad-Issue CMOS RISC Microprocessor”, IEEE Journal of Solid-State Circuits, vol. 31, no. 11, November 1996, pp. 1697–1702.
Gargini, P., “Intel Process Technology Trends”, Intel Developers Forum, 2001. Talk Slides.
Gavrilov, S., et al., “Library-Less Synthesis for Static CMOS Combinational Logic Circuits,” Proceedings of the International Conference on Computer-Aided Design, 1997. pp. 658–663.
Ghani, T. et al., “100nm Gate Length High Performance Low Power CMOS Transistor Structure,” International Electron Devices Meeting, 1999 Talk Slides.
Grodstein, J., et al., “A Delay Model for Logic Synthesis of Continuously-Sized Networks,” Proceedings of the International Conference on Computer-Aided Design, 1995, pp. 458–462.
Gronowski, P. et al., “High-Performance Microprocessor Design”, IEEE Journal of Solid-State Circuits, vol. 33, no. 5, May 1998, pp. 676–686.
Haddad, R., van Ginneken, L., and Shenoy, N., “Discrete Drive Selection for Continuous Sizing,” Proceedings of the International Conference on Computer Design, 1997, pp. 110–115.
Harris, D. and Horowitz, M., “Skew Tolerant Domino Circuits”, IEEE Journal of Solid-State Circuits, vol. 32, no. 11, November 1997, pp. 1702–1711.
Hartman, D., “Floating Point Multiply/Add Unit for the M-Machine Node Processor”, Masters Thesis, Massachusetts Institute of Technology. May 1996, pp. 47–54.
Hauck, C., and Cheng, C., “VLSI Implementation of a Portable 266MHz 32-Bit RISC Core”, in the Microprocessor Report. October 22, 2001.
Hill, D., “Sc2: A Hybrid Automatic Layout System,” Proceedings of the International Conference on Computer-Aided Design, 1985, pp. 172–174.
Ho, R. et al., “The Future of Wires,” Proceedings of the IEEE, April 2001, pp. 490–504.
Hossain, R., et al., “A Comparison Between Static and Domino Logic”, Submitted in March 2002 to the IEEE Journal of Solid State Circuits.
IBM Corporation, SA-27E ASIC Databook, February 2000.
Kapadia, H., and Horowitz, M., “Using Partitioning to Help Convergence in the Standard-Cell DesignAutomation Methodology,” Proceedings of the 37 th Design Automation Conference, 1999, pp. 592–597.
Keckler, S. et al., “The MIT Multi-ALU Processor”, Hot Chips IX, August 1997.
Keutzer, K., Kolwicz, K., and Lega, M., “Impact of Library Size on the Quality of Automated Synthesis,” Proceedings of the International Conference on Computer-Aided Design, 1987, pp. 120–123.
Kogge, P.M., and Stone, H.S., “A Parallel Algorithm for the Efficient Solution of a General Class of Recurrence Equations”, IEEE Transactions on Computers, vol. C22, no. 8. August 1973, pp. 786–793.
Lau, M. et al., “A Packet-Memory-Integrated 44Gb/s Switching Processor with a 10Gb Port and 12Gb ports”, IEEE International Solid-State Circuits Conference, 2002.
Ling, H., “High-speed Binary Adder”, IBM Journal of Research and Development, vol. 25, no. 2–3, May-June 1981, pp. 156–166.
Mead, C. and Conway, L., Introduction to VLSI Systems, Addison Wesley, 1980.
Montanaro et al., “A 160MHz, 32-b 0.5-V CMOS RISC Microprocessor”, IEEE Journal of Solid-State Circuits, vol. 31, no 11, November 1996, pp 1703–1714.
Naffziger, S. and Hammond G., “The Implementation of the Next-Generation 64b Itanium Microprocessor,” IEEE International Solid-State Circuits Conference, 2002.
Nikolić, B EE241 — Spring 2001 Advanced Digital Integrated Circuits — Lecture 18: Adders. 2001. http://www.bwrc.eecs.berkeley.edu/Classes/icdesign/ee241_s01 /Lectures/lecture18-adders-grayscale.pdf
Northrop, G. and Lu, P., “A Semi-custom Design Flow in High-performance Microprocessor Design,” Proceedings of the 38 th Design Automation Conference, Las Vegas, NV, June 2001, pp. 426–431.
Nowka, K., and Galambos, T., “Circuit Design Techniques for a Gigahertz Integer Microprocessor,” Proceedings of the International Conference on Computer Design, 1998, 11–16.
Okano, H., “An 8-Way VLIW Embedded Multimedia Processor Built in 7-Layer Metal 0.11um CMOS Technology,” IEEE International Solid-State Circuits Conference, 2002.
Paraskevopoulos, D.E and Fey, C., “Studies in LSI Technology Economics III: Design Schedules for Applications Specific Integrated Circuits,” IEEE Journal of Solid-State Circuits, vol. 22. April 1987, pp. 223–229.
Rohrer, N. et al., “A 480 MHz RISC Microprocessor in 0.12um Leff CMOS Technology with Copper Interconnects,” IEEE International Solid-State Circuits Conference, 1998.
Samueli, H., “Designing in the New Millennium — It’s Even Harder Than We Thought,” keynote speech at the 38 th Design Automation Conference, Las Vegas, NV, June 2001.
Scott, K., and Keutzer, K., “Improving Cell Libraries for Synthesis,” Proceedings of the Custom Integrated Circuits Conference, 1994, pp. 128–131.
Stojanovic, V. and Oklobdzija, V., “Comparative Analysis of Master-Slave Latches and Flip-Flops for High-Performance and Low-Power Systems,” IEEE Journal of Solid-State Circuits, vol. 34, no. 4, April 1999, pp. 536–548.
Sylvester, D. and Keutzer, K., “Getting to the Bottom of Deep Sub-micron,” Proceedings of the International Conference on Computer Aided Design, November 1998, pp. 203–211.
Sylvester, D., Jiang, W., and Keutzer, K. BACPAC — Berkeley Advanced Chip Performance Calculator. 2000. http://www.-device.eecs.berkeley.edu/~dennis/bacpac/
Kim, T. and Um, J., “A Practical Approach to the Synthesis of Arithmetic Circuits using Carry-Save-Adders,” IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems, vol. 19, no. 5, May 2000, pp. 615–624
Taiwan Semiconductor Corporation. TSMC Corporate Brochure.
Texas Instruments, Inc. GS30 0.15um CMOS Standard Cell Commercial Product Information Sheet.
Thompson, S. et al., “Enhanced 130nm Generation Logic Technology Featuring 60nm Transistors Optimized for High Performance and Low Power at 0.7-1.4V,” International Electron Devices Meeting, 2001.
Tyagi, S. et al., “A 130nm Generation Logic Technology Featuring 70nm Transistors, Dual Vth Transistors and 6 Layers of Cu Interconnect,” International Electron Devices Meeting, 2000, talk slides.
United Microelectronics Corporation, Foundry Services Guide.
Weste, N.H. and Eshraghian, K., Principles of CMOS VLSI Design: A Systems Perspective, 2nd ed. Addison-Wesley, Reading, MA, 1992.
Williams, J. and O’Neill, J., “The Implementation of Two Multiprocessor DSP’s: A Design Methodology Case Study,” IEEE International Solid-State Circuits Conference, 2001.
Yang, S. et al., “A High Performance 180nm Generation Logic Technology,” International Electron Devices Meeting, 1998.
Zhong, G., Koh, C.-K., and Roy, K., “A Twisted-Bundle Layout Structure for Minimizing Inductive Coupling Noise,” Proceedings of the International Conference on Computer Aided Design, 2000, pp. 406–411.
Zimmerman, R. and Fichtner, W., “Low-Power Logic Styles: CMOS Versus Pass-Transistor Logic” IEEE Journal of Solid-State Circuits, vol. 32, no. 27, July 1997, pp. 1079–1090.
Author information
Authors and Affiliations
Rights and permissions
Copyright information
© 2004 Kluwer Academic Publishers
About this chapter
Cite this chapter
Chang, A., Dally, W.J., Chinnery, D., Keutzer, K., Zlatanovici, R. (2004). High-Speed Logic, Circuits, Libraries and Layout. In: Closing the Gap Between ASIC & Custom. Springer, Boston, MA. https://doi.org/10.1007/0-306-47823-4_4
Download citation
DOI: https://doi.org/10.1007/0-306-47823-4_4
Publisher Name: Springer, Boston, MA
Print ISBN: 978-1-4020-7113-3
Online ISBN: 978-0-306-47823-9
eBook Packages: Springer Book Archive