Abstract
This chapter presents a novel list-scheduling algorithm for low-energy software execution. The aim of the instruction scheduling is the minimization of the inter-instruction energy costs that are due to the switching activity of the processor circuit. The input of the scheduling algorithm is the original code sequence. Its output is a re-arranged sequence of the same instructions that minimizes the total inter-instruction effect cost and that has no impact on the program functionality. The inter-instruction effect cost is determined by means of physical measurements. The target architecture has been the ARM7TDMI processor core. The results of the optimization algorithm have been validated upon the implementation of the IEEE 802.11 protocol microcode for wireless local area networks.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2002 Kluwer Academic Publishers
About this chapter
Cite this chapter
Sinevriotis, G., Stouraitis, T. (2002). Low-Energy Software Optimization for the ARM7 Processor: The Software Scheduling Approach. In: Karri, R., Goodman, D. (eds) System-Level Power Optimization for Wireless Multimedia Communication. Springer, Boston, MA. https://doi.org/10.1007/0-306-47720-3_6
Download citation
DOI: https://doi.org/10.1007/0-306-47720-3_6
Publisher Name: Springer, Boston, MA
Print ISBN: 978-1-4020-7204-8
Online ISBN: 978-0-306-47720-1
eBook Packages: Springer Book Archive