Skip to main content

A High-Performance Dynamic-Logic Phase-Frequency Detector

  • Chapter
Trade-Offs in Analog Circuit Design

Conclusion

A new domino-logic PFD with extended phase-detection range and no visible dead-zone is designed to operate at high frequency and low power consumption. The new PFD has the simplest form and uses only 18 MOS transistors. The design is achieved through the analysis of the shortcomings in previous PFD circuits. In particular, we have maintained the operation integrity of domino-logic circuit, which is the key to obtaining the improved performance for the new PFD.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 169.00
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 219.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD 219.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Shenggao Li, “High performance GHz RF CMOS IC’s for integrated phase-locked loops” (Ph.D. Dissertation), The Ohio State University, 2000.

    Google Scholar 

  2. Dejan Mijuskovic, Martin Bayer, Thecla Chomicz, Nitin Garg, Frederick James, Philip McEntarfer and Jeff Porter, “Cell-based fully integrated CMOS frequency synthesizers”, IEEE Journal of Solid-State Circuits, vol. 29, pp. 271–279, March 1994.

    Article  Google Scholar 

  3. I. Shahriary, G. Des Brisay, S. Avery and P. Gibson, “GaAs monolithic digital phase/frequency discriminator”, IEEE GaAs IC Symposium Digest of Technical Papers, pp. 183–186, October 1985.

    Google Scholar 

  4. Roland E. Best, Phase-Locked Loops: Design Simulation and Applications, 4th edn. McGraw-Hill, 1999.

    Google Scholar 

  5. H. Kondoh, H. Notani, T. Yoshimura, H. Shibata and Y. Matsuda, “A 1.5-V 250-MHz to 3.0-V 622-MHz operation CMOS phase-locked loop with precharge type phase-detector”, IEICE Transaction on Electron, vol. 78-C, pp. 381–388, April 1995.

    Google Scholar 

  6. R. Bhagwan, “Dynamic phase-frequency detector circuit”, US Patent No. 5,661,419, 26 August, 1997.

    Google Scholar 

  7. G. B. Lee, P. K. Chan and L. Siek, “A CMOS phase frequency detector for charge pump phase-locked loop”, Proceedings of IEEE Midwest Symposium on Circuits and Systems, 1999.

    Google Scholar 

  8. Hamid Partovl and Ronald Talaga, Jr., “Phase frequency detector having reduced blind spot”, US Patent No. 5,963,059, October 5, 1999.

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2002 Kluwer Academic Publishers

About this chapter

Cite this chapter

Li, S., Ismail, M. (2002). A High-Performance Dynamic-Logic Phase-Frequency Detector. In: Toumazou, C., Moschytz, G., Gilbert, B., Kathiresan, G. (eds) Trade-Offs in Analog Circuit Design. Springer, Boston, MA. https://doi.org/10.1007/0-306-47673-8_28

Download citation

  • DOI: https://doi.org/10.1007/0-306-47673-8_28

  • Publisher Name: Springer, Boston, MA

  • Print ISBN: 978-1-4020-7037-2

  • Online ISBN: 978-0-306-47673-0

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics