Skip to main content

Analog Power Modeling for Data Converters and Filters

  • Chapter
Trade-Offs in Analog Circuit Design
  • 1665 Accesses

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 169.00
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 219.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD 219.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. J. Crols, M. Steyaert, S. Donnay and G. Gielen, “A high-level design and optimization tool for analog RF receiver front-ends”, Proceedings of the International Conference on Computer-Aided Design (ICCAD), pp. 550–553, 1995.

    Google Scholar 

  2. R. van de Plassche, Integrated Analog-to-Digital and Digital-to-Analog Converters, Kluwer Academic Publishers, July 1993.

    Google Scholar 

  3. E. Lauwers and G. Gielen, “A power estimation model for high-speed CMOS A/D convertors”, Proceedings of the Design And Test in Europe Conference (DATE), pp. 401–405, 1999.

    Google Scholar 

  4. S. Donnay, G. Gielen and W. Sansen, “High-Level analog/digital partitioning in low-power signal processing applications”, 7th International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS), pp. 47–56, 1997.

    Google Scholar 

  5. I. Mehr and D. Dalton, “A 500 Msample/s 6-bit Nyquist rate ADC for disk drive read channel applications”, Proceedings of the European Solid-State Circuits Conference (ESSCIRC), pp. 236–239, 1998.

    Google Scholar 

  6. C. Portman and T. Meng, “Power-efficient metastability error reduction in CMOS flash A/D converters”, IEEE Journal of Solid-State Circuits, pp. 1132–1140, August 1996.

    Google Scholar 

  7. J. Voorman, “Continuous-time analog integrated filters”, IEEE Press, 1993.

    Google Scholar 

  8. Y. Tsividis, “Integrated continuous-time filter design — an overview”, IEEE Journal of Solid-State Circuits, vol. SC-29, no. 4, pp. 166–176, April 1994.

    Google Scholar 

  9. E. Lauwers and G. Gielen, “High-level power estimator functions for analog filters”, Proceedings of the ProRISC Symposium, pp. 255–260, 1999.

    Google Scholar 

  10. E. Lauwers and G. Gielen, “ACTIF: A high-level powerestimation tool for Analog Continuous-Time Filters”, Proceedings International Conference on Computer-Aided Design (ICCAD), pp. 193–196, 2000.

    Google Scholar 

  11. R. Schaumann, M. Ghausi and K. Laker, Design of Analog Filters: Passive, Active RC and Switched Capacitor, Englewood Cliffs, Prentice-Hall, 1990.

    Google Scholar 

  12. G. Groenewold, “Optimal dynamic range integrated continuous-time filters”, Ph.D. dissertation, Technische Universiteit Delft, Delft University Press, 1992.

    Google Scholar 

  13. F. Krummenachera and N. Joehl, “A 4-Mhz CMOS continuous-time filter with on-chip automatic tuning”, IEEE Journal of Solid-State Circuits, vol. SC-23, pp. 750–758, June 1988.

    Google Scholar 

  14. R. Torrance, T. Viswanathan and J. Hanson, “CMOS voltage to current transducers”, IEEE Transactions on Circuits and Systems, vol. CAS-32, pp. 1097–1104, June 1998.

    Google Scholar 

  15. M. Steyaert, J. Silva-Martinez and W. Sansen, “High performance OTA-R-C continuous-time filters with full CMOS low distortion floating resistors”, Proceedings European Solid-State Circuits Conference (ESSCIRC), pp. 5–8, 1991.

    Google Scholar 

  16. R. Castello, I. Bietti and F. Svelto, “High-frequency analog filters in deep-submicron CMOS technology”, Proceedings International Solid-State Circuits Conference (ISSCC), MP4.5, 1999.

    Google Scholar 

  17. C. Yoo, S.-W. Lee and W. Kim, “A ±1.5 V, 4 MHz CMOS continuous-time filter with single-integrator based tuning”, IEEE Journal of Solid-State Circuits, vol. SC-33, pp. 18–27, January 1998.

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2002 Kluwer Academic Publishers

About this chapter

Cite this chapter

Gielen, G., Lauwers, E. (2002). Analog Power Modeling for Data Converters and Filters. In: Toumazou, C., Moschytz, G., Gilbert, B., Kathiresan, G. (eds) Trade-Offs in Analog Circuit Design. Springer, Boston, MA. https://doi.org/10.1007/0-306-47673-8_21

Download citation

  • DOI: https://doi.org/10.1007/0-306-47673-8_21

  • Publisher Name: Springer, Boston, MA

  • Print ISBN: 978-1-4020-7037-2

  • Online ISBN: 978-0-306-47673-0

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics