Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
J. Crols, M. Steyaert, S. Donnay and G. Gielen, “A high-level design and optimization tool for analog RF receiver front-ends”, Proceedings of the International Conference on Computer-Aided Design (ICCAD), pp. 550–553, 1995.
R. van de Plassche, Integrated Analog-to-Digital and Digital-to-Analog Converters, Kluwer Academic Publishers, July 1993.
E. Lauwers and G. Gielen, “A power estimation model for high-speed CMOS A/D convertors”, Proceedings of the Design And Test in Europe Conference (DATE), pp. 401–405, 1999.
S. Donnay, G. Gielen and W. Sansen, “High-Level analog/digital partitioning in low-power signal processing applications”, 7th International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS), pp. 47–56, 1997.
I. Mehr and D. Dalton, “A 500 Msample/s 6-bit Nyquist rate ADC for disk drive read channel applications”, Proceedings of the European Solid-State Circuits Conference (ESSCIRC), pp. 236–239, 1998.
C. Portman and T. Meng, “Power-efficient metastability error reduction in CMOS flash A/D converters”, IEEE Journal of Solid-State Circuits, pp. 1132–1140, August 1996.
J. Voorman, “Continuous-time analog integrated filters”, IEEE Press, 1993.
Y. Tsividis, “Integrated continuous-time filter design — an overview”, IEEE Journal of Solid-State Circuits, vol. SC-29, no. 4, pp. 166–176, April 1994.
E. Lauwers and G. Gielen, “High-level power estimator functions for analog filters”, Proceedings of the ProRISC Symposium, pp. 255–260, 1999.
E. Lauwers and G. Gielen, “ACTIF: A high-level powerestimation tool for Analog Continuous-Time Filters”, Proceedings International Conference on Computer-Aided Design (ICCAD), pp. 193–196, 2000.
R. Schaumann, M. Ghausi and K. Laker, Design of Analog Filters: Passive, Active RC and Switched Capacitor, Englewood Cliffs, Prentice-Hall, 1990.
G. Groenewold, “Optimal dynamic range integrated continuous-time filters”, Ph.D. dissertation, Technische Universiteit Delft, Delft University Press, 1992.
F. Krummenachera and N. Joehl, “A 4-Mhz CMOS continuous-time filter with on-chip automatic tuning”, IEEE Journal of Solid-State Circuits, vol. SC-23, pp. 750–758, June 1988.
R. Torrance, T. Viswanathan and J. Hanson, “CMOS voltage to current transducers”, IEEE Transactions on Circuits and Systems, vol. CAS-32, pp. 1097–1104, June 1998.
M. Steyaert, J. Silva-Martinez and W. Sansen, “High performance OTA-R-C continuous-time filters with full CMOS low distortion floating resistors”, Proceedings European Solid-State Circuits Conference (ESSCIRC), pp. 5–8, 1991.
R. Castello, I. Bietti and F. Svelto, “High-frequency analog filters in deep-submicron CMOS technology”, Proceedings International Solid-State Circuits Conference (ISSCC), MP4.5, 1999.
C. Yoo, S.-W. Lee and W. Kim, “A ±1.5 V, 4 MHz CMOS continuous-time filter with single-integrator based tuning”, IEEE Journal of Solid-State Circuits, vol. SC-33, pp. 18–27, January 1998.
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2002 Kluwer Academic Publishers
About this chapter
Cite this chapter
Gielen, G., Lauwers, E. (2002). Analog Power Modeling for Data Converters and Filters. In: Toumazou, C., Moschytz, G., Gilbert, B., Kathiresan, G. (eds) Trade-Offs in Analog Circuit Design. Springer, Boston, MA. https://doi.org/10.1007/0-306-47673-8_21
Download citation
DOI: https://doi.org/10.1007/0-306-47673-8_21
Publisher Name: Springer, Boston, MA
Print ISBN: 978-1-4020-7037-2
Online ISBN: 978-0-306-47673-0
eBook Packages: Springer Book Archive