Summary
This chapter has covered the basics in logic level modeling using the Verilog language. We have seen how to define gates and nets and interconnect them into more complex modules. The use of delays and strengths have been illustrated, and we have shown how module definitions can be parameterized.
Chapter PDF
Similar content being viewed by others
Keywords
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.
Rights and permissions
Copyright information
© 2002 Kluwer Academic Publishers
About this chapter
Cite this chapter
(2002). Logic Level Modeling. In: The Verillog® Hardware Description Language. Springer, Boston, MA. https://doi.org/10.1007/0-306-47666-5_6
Download citation
DOI: https://doi.org/10.1007/0-306-47666-5_6
Publisher Name: Springer, Boston, MA
Print ISBN: 978-1-4020-7089-1
Online ISBN: 978-0-306-47666-2
eBook Packages: Springer Book Archive