This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Merril, R. and Issaq, E., “ESD Design Methodology”, Proc. EOS/ESD Symp., 1993, pp. 233–237.
Green, T. J. and Denson, W. K., “Review of EOS/ESD Field Failures in Military Equipment”, Proc. EOS/ESD Symp., 1988, pp. 7–14.
Dangelmayer, G. T., ESD Program Management, Boston, Kluwer Academic Publishers, 1999.
Amerasekera, A. and Duvvury, C., ESD in Silicon Integrated Circuits, New York, Wiley, 1995.
Wang, A., Tsay, C., Lele, A. and Deane, P., “A Study of NMOS Behaviour under ESD Stress: Simulation and Characterization”, Microelectronics Reliability, 38, Elsevier Science, 1998, pp.1183–1186.
Chen, J., Zhang, X., Amerasekera, A. and Vrotsos, T., “Design and Layout of a High ESD Performance NPN Structure for Submicron BiCMOS/Bipolar Circuits”, Proc. EOS/ESD Symp., 1996, pp. 227–232.
Wang, A. and Tsay, C., “On a Dual-Direction on-Chip Electrostatic Discharge Protection Structure”, IEEE Trans. Elec. Devices, Vol. 48, No. 5, April 2001, pp. 978–984.
Author information
Authors and Affiliations
Rights and permissions
Copyright information
© 2002 Kluwer Academic Publishers
About this chapter
Cite this chapter
Wang, A.Z.H. (2002). Introduction. In: On-Chip ESD Protection for Integrated Circuits. The International Series in Engineering and Computer Science, vol 663. Springer, Boston, MA. https://doi.org/10.1007/0-306-47618-5_1
Download citation
DOI: https://doi.org/10.1007/0-306-47618-5_1
Publisher Name: Springer, Boston, MA
Print ISBN: 978-0-7923-7647-7
Online ISBN: 978-0-306-47618-1
eBook Packages: Springer Book Archive