Skip to main content

Part of the book series: Frontiers in Electronic Testing ((FRET,volume 15))

  • 252 Accesses

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 129.00
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 169.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD 169.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. B.H. Seiss, P. Trouborst and M. Schulz, “Test Point Insertion for Scan-Based BIST,” in Proceedings of the 1991 IEEE European Test Conference, pp. 253–262.

    Google Scholar 

  2. R. Lisanke, F. Brglez, A. J. Degeus and D. Gregory, “Testability Driven Random Test-Pattern Generation,” IEEE Transactions on Computer-Aided Design, Vol. CAD-6, November 1987, pp. 1082–1087.

    Google Scholar 

  3. B. Nadeau-Dostie, D. Burek and Abu S.M. Hassan, “ScanBist: A Multifrequency Scan-Based BIST Method,” IEEE Design & Test of Computers, Vol. 11, No. 1, Spring 1994, pp. 7–17.

    Article  Google Scholar 

  4. P.H. Bardell, J. Savir and W.H. McAnney, Built-in Test for VLSI: Pseudorandom Techniques. J. Wiley and Sons, March 1988.

    Google Scholar 

  5. P.H. Bardell and W.H. McAnney, “Parallel Pseudo-Random Sequences for Built-in Test,” in Proceedings of the 1984 International Test Conference, pp. 302–308.

    Google Scholar 

  6. E.B. Eichelberger, T.W. Williams, “A Logic Design Structure For LSI Testability,” Journal of Design Automation and Fault-Tolerant Computing, Vol. 2, No. 2, May 1978, pp. pp. 165–178.

    Google Scholar 

  7. B. Koenemann, J. Mucha and G. Zwiehoff, “Built-in Logic Block Observation Techniques,” in Digest of Papers of the 1979 Test Conference, pp. 37–41.

    Google Scholar 

  8. J.P. Hayes and A.D. Friedman, “Test Point Placement to Simplify Fault Detection,” in Proceedings of the 1974 Fault Tolerant Symposium, pp. 73–78.

    Google Scholar 

  9. M. Abramovici, M.A. Breuer and A.D. Friedman, Digital Systems Testing and Testable Design. IEEE Press Marketing, 1994.

    Google Scholar 

Download references

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2002 Kluwer Academic Publishers

About this chapter

Cite this chapter

(2002). Logic Test and Diagnosis. In: Nadeau-Dostie, B. (eds) Design for AT-Speed Test, Diagnosis and Measurement. Frontiers in Electronic Testing, vol 15. Springer, Boston, MA. https://doi.org/10.1007/0-306-47544-8_3

Download citation

  • DOI: https://doi.org/10.1007/0-306-47544-8_3

  • Publisher Name: Springer, Boston, MA

  • Print ISBN: 978-0-7923-8669-8

  • Online ISBN: 978-0-306-47544-3

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics