Skip to main content

Issues in Chip Design

  • Chapter
CMOS Logic Circuit Design
  • 1132 Accesses

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 169.00
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 219.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD 219.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. H. B. Bakoglu, Circuits, Interconnection and Packaging for VLSI, Addison-Wesley, Reading, MA, 1990.

    Google Scholar 

  2. A. K. Goel, High-Speed VLSI Interconnections, John Wiley & Sons, New York, 1994.

    Google Scholar 

  3. B. Gunning, L. Yuan, T. Nguyen, and T. Wong, “A CMOS Low-Voltage-Swing Transmission-Line Transceiver,” ISSCC92 Technical Digest, pp.58–59, 1992.

    Google Scholar 

  4. E. G. Friedman (ed.), Clock Distribution Networks in VLSI Circuits and Systems, IEEE Press, New York, 1995.

    Google Scholar 

  5. C. R. Paul, Multiconductor Transmission Lines, John Wiley & Sons, New York, 1994.

    Google Scholar 

  6. R. K. Poon, Computer Circuits Electrical Design, Prentice-Hall, Englewood Cliffs, NJ, 1994.

    Google Scholar 

  7. M. Shoji, High-Speed Digital Circuits, Addison-Wesley, Reading, MA, 1996.

    Google Scholar 

  8. S. Ramo, T. Van Duzer, and J. Whinnery, Fields and Waves in Communication Electronics, 3rd ed., John Wiley & Sons, New York, 1994.

    Google Scholar 

Download references

Rights and permissions

Reprints and permissions

Copyright information

© 2002 Kluwer Academic Publishers

About this chapter

Cite this chapter

(2002). Issues in Chip Design. In: CMOS Logic Circuit Design. Springer, Boston, MA. https://doi.org/10.1007/0-306-47529-4_10

Download citation

  • DOI: https://doi.org/10.1007/0-306-47529-4_10

  • Publisher Name: Springer, Boston, MA

  • Print ISBN: 978-0-7923-8452-6

  • Online ISBN: 978-0-306-47529-0

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics