Skip to main content

Charge Pumps, Counters, and Delay-Locked Loops

  • Chapter
Phase-Locked Loops for Wireless Communications
  • 670 Accesses

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 129.00
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 169.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD 169.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Ware, K.M., Lee, H.-S., Sodini, C.G., “A 200-MHz CMOS Phase-Locked Loop with Dual Phase Detectors”, IEEE Journal of Solid-State Circuits, Vol. 24, No. 6, pp. 1560–1568, December 1989.

    Article  Google Scholar 

  2. Gardner, F.M., Phaselock Techniques, Second Edition, New York, NY, John Wiley and Sons, 1979.

    Google Scholar 

  3. Larsson, P., “A 2-1600-MHZ CMOS Clock Recovery PLL with Low-Vdd Capability”, IEEE Journal of Solid-State Circuits, Vol. 34, No. 12, pp. 1951–1960, December 1999.

    Article  Google Scholar 

  4. Craninckx, J., Steyaert, M.S.J, “A Fully Integrated CMOS DCS-1800 Frequency Synthesizer”, IEEE Journal of Solid-State Circuits, Vol. 33, No. 12, December 1998, pp. 2054–2065.

    Article  Google Scholar 

  5. Filiol, N.M., Riley, T.A.D., Plett, C., Copeland, M.A., “An Agile ISM Band Frequency Synthesizer with Built-in GMSK Data Modulation”, IEEE Journal of Solid-State Circuits, Vol. 33, No. 7, July 1998, pp. 998–1008.

    Article  Google Scholar 

  6. Mijuskovic, D., Bayer, M., Chomicz, T., Gar, N., James, F., McEntarfer, P1, Porter, J., “Cell-Based Fully Integrated CMOS Frequency Synthesizers”, IEEE Journal of Sold-State Circuits, Vol, 29, No. 3, pp. 271–279.

    Google Scholar 

  7. Gardner, F.M., “Charge Pump Phase-Lock Loops”, IEEE Transactions on Communications, Vol. COM-28, No. 11, pp. 1849–1858, November 1980.

    Google Scholar 

  8. CH12140 and MCK 12140 Phase-Frequency Detector Semiconductor Technical Data, Document Number MCH1210/D, Motorola, 1997.

    Google Scholar 

  9. Johansson, H.O., “A Simple Precharged CMOS Phase Frequency Detector”, IEEE Journal of Solid-State Circuits, Vol. 33, No. 2, pp. 295–299, February 1998.

    Google Scholar 

  10. Soyuer, M., Meyer, R.G., “Frequency Limitations of a Conventional Phase-Frequency Detector”, IEEE Journal of Solid-State Circuits, Vol. 25, No. 4, pp. 1019–1022, August 1990.

    Article  Google Scholar 

  11. Manassewitsch, V., Frequency Synthesizers Theory and Design, Third Edition, New York, NY, John Wiley and Sons, 1987.

    Google Scholar 

  12. Miller, B., Conley, R., “A Multiple Modulator Fractional Divider”, IEEE Transactions on Instrumentation and Measurement, Vol. 40, No. 3, pp. 578–583, June 1991.

    Article  Google Scholar 

  13. Philips Semiconductor, SA7016; 1.2 GHz Low Voltage Fractional-N Synthesizer Data Sheet, Document Number 853-2160 22634, Nov 04, 1999.

    Google Scholar 

  14. Marques, Al, Steyaert, M., Sansen, W., “Theory of PLL Fractional-N Frequency Synthesizers”, Wireless Networks, Vol. 4, No. 1, pp. 79–85, January 1998.

    Article  Google Scholar 

  15. Paemel, M.V., “Analysis of a Charge-Pump: A New Model”, IEEE Transactions on Communications, Vol. 42, No. 7, pp. 2490–2498, July 1994.

    Google Scholar 

  16. Kenny, T.P, Riley, T.A.D., Filiol, N.M, Copeland, M.A., “Design and Realization of a Digital ΔΣ Modulator for Fractional-n Frequency Synthesis”, IEEE Transactions on Vehicular Technology, Vol. 48, No. 2, pp. 510–521, March 1999.

    Article  Google Scholar 

  17. Johnson, M.G., Hudson, E.L., “A Variable Delay Line PLL for CPU-Coprocessor Synchronization”, IEEE Journal of Solid-State Circuits, Vol. 23, No. 5, pp. 1218–1223, October 1988.

    Google Scholar 

  18. Lee, T.H., Donnelly, K.S., Ho., J.T.C., Zewrbe, J., Johnson, M.G., Ishikawa, T., “A 2.5 V CMOS Delay-Locked Loop for an 18 Mbit, 500 Megabyte/s DRAM”, IEEE Journal of Solid-State Circuits, Vol. 29, No. 12, pp. 1491–1496, December 1994.

    Article  Google Scholar 

  19. Sidiropoulos, S., Horwitz, M.A., “A Semidigital Dual Delay-Locked Loop”, IEEE Journal of Solid-State Circuits, Vol. 32, No. 11, pp. 1683–1692, November 1997.

    Article  Google Scholar 

  20. Jung, Y.J., Lee, S.W., Shim, D., Kim, W., Kim, C., Cho, S.I., “A Dual-Loop Delay-Locked Loop Using Multiple Voltage-Controlled Delay Lines”, IEEE Journal of Solid-State Circuits, Vol. 36, No. 5, pp. 784–791, May 2001.

    Google Scholar 

  21. Bazes, M., “A Novel Precision MOS Synchronous Delay Line”, IEEE Journal of Solid-State Circuits, Vol. SC-20, No. 6, pp. 1265–1271, December 1985.

    Google Scholar 

Download references

Rights and permissions

Reprints and permissions

Copyright information

© 2002 Kluwer Academic Publishers

About this chapter

Cite this chapter

(2002). Charge Pumps, Counters, and Delay-Locked Loops. In: Phase-Locked Loops for Wireless Communications. Springer, Boston, MA. https://doi.org/10.1007/0-306-47314-3_6

Download citation

  • DOI: https://doi.org/10.1007/0-306-47314-3_6

  • Publisher Name: Springer, Boston, MA

  • Print ISBN: 978-0-7923-7602-6

  • Online ISBN: 978-0-306-47314-2

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics