Summary
The programmable ΔΣ modulator is one of the major building blocks in the multi-standard receiver. By adjusting the OSR and reconfiguring the circuit, it behaves as a Mbit, 12bit and 7bit A/D converter for 100KHz, 700KHz and 2.5MHz signals for GSM, DECT and WCDMA systems, respectively. Based on these specifications, the modulator system is simulated using MATLAB software. The simulation verifies the functionality of the modulator. The non- idealities in real circuits, such as thermal noise, mismatch, nonlinearity, finite OTA gain and etc, are taken into account in the simulation and the specifications of every building block in the modulator are derived accordingly.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
Rights and permissions
Copyright information
© 2002 Kluwer Academic Publishers
About this chapter
Cite this chapter
(2002). Multi-Standard △∑ Modulator: Analysis. In: Multi-Standard CMOS Wireless Receivers: Analysis and Design. The International Series in Engineering and Computer Science, vol 675. Springer, Boston, MA. https://doi.org/10.1007/0-306-47309-7_5
Download citation
DOI: https://doi.org/10.1007/0-306-47309-7_5
Publisher Name: Springer, Boston, MA
Print ISBN: 978-1-4020-7032-7
Online ISBN: 978-0-306-47309-8
eBook Packages: Springer Book Archive