This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
E. S. Yang Microelectronic Devices, McGraw-Hill, 1988.
D. A. Johns and K. Martin, Analog Integrated Circuit Design, John Wiley & Sons, Inc. 1997.
S. Wong and C. A. T. Salama, “Impact of Scaling on MOS Analogt Performance”, IEEE J. of Solid-State Circuits, vol. SC-18, no. 1, pp. 106–14, Feb. 1983.
J. M. Rabaey, Digital Integrated Circuits, Prentice Hall Electronics and VLSI Series, 1996.
P. E. Allen and D. R. Holberg, CMOS Analog Circuit Design, Holt, Rinehart and Winston, Inc. 1987.
K. R. Laker and W. M. C. Sansen, Design of Analog Integrated Circuits and Systems, McGraw-Hill, Inc. 1994.
B. K. Ahuja, “An Improved Frequency Compensation Technique for CMOS Operational Amplifiers”, IEEE J. of Solid-State Circuits, vol. SC-18, No. 6, pp. 629–33, Dec. 1983.
R. G. H. Eschauzier and J. H. Huijsing, Frequency Compensation Techniques for Low-Power Operational Amplifiers, Kluwer Academic publishers, 1995.
G. S. Østrem, High-Speed Analog-to-Digital Converters for Mixed Signal ASIC Applications, Ph.D. Dissertation, FYS.EL.-rapport 1996:38, Norwegian University of Science and Technology, 1996.
D. Senderowicz, S. F. Dreyer, J. H. Huggins, C. F. Rahim and C. A. Laber, “A Family of Defferential NMOS Analog Circuits for PCM Codec Filter Chip”, IEEE J. of Solid-State Circuits, Vol. SC-17, No. 6, pp. 1014–23, Dec. 1982.
Y. Nakagome, et. al., “Experimental 1.5-V 64-Mb DRAM”, IEEE J. of Solid-State Circuits, vol. 26, pp. 465–472, April 1991.
N. Tan, “Design and Implementation of Digital-to-Analog Converters for Telecommunication”, ERICSSON Report, KI/EKA/MERC-96 078, 1996-12-05
N. Tan, “A 1.5-V 3-mW 10-b 50-Ms/s CMOS DAC with Low Distortion and Low Intermodulation in Standard Digital CMOS Process”, Proc. IEEE Custom Integrated Circuit Conference (CICC), California, USA, May, 1997.
A.M. Abo and P. R. Gray, “A 1.5-V, 10-bit, 14.3-MS/s CMOS Pipeline Analog-to-Digital Converter”, IEEE J. of Solid-State Circuits, vol. 4, No. 5, pp. 599–606, May 1999.
N. Tan: Switched-Current Design and Implementation of Oversampling A/D Converters, Kluwer Academic Publishers 1997.
J. Crols and M. Steyaert, “Switched-Opamp: An Approach to Realize Full CMOS Switched-Capacitor Circuits ar very Low Power Supply Voltages”, IEEEJ. of Solid-State Circuits, vol. 29, no. 8, pp. 936–942, Aug. 1994.
Rights and permissions
Copyright information
© 2002 Kluwer Academic Publishers
About this chapter
Cite this chapter
Gustavsson, M., Wikner, J.J., Tan, N.N. (2002). Low-Voltage Analog Techniques. In: CMOS Data Converters for Communications. The International Series in Engineering and Computer Science, vol 543. Springer, New York, NY. https://doi.org/10.1007/0-306-47305-4_8
Download citation
DOI: https://doi.org/10.1007/0-306-47305-4_8
Published:
Publisher Name: Springer, New York, NY
Print ISBN: 978-0-7923-7780-1
Online ISBN: 978-0-306-47305-0
eBook Packages: Springer Book Archive