Conclusions
We introduced the concept of the image-rejection sub-sampling ADC, which is a combination of a highly oversampled ADC associated with a sub-sampling block implementing a double-quadrature mixer.
This allows to implement wide-band conversion for radio receivers with associated advantages. On the one hand, software tuning and selectivity becomes possible, simplifying implementation of multi-mode capability. On the other hand, the specifications of the IF filters and of the RF frequency synthesiser can be relaxed, the former due to the large dynamic range of the ADC that accepts a high level of blocking signals, the latter due to the software tuning that allows coarse frequency resolution in the RF frequency synthesiser.
An analysis was presented that shows that these advantages should be possible with no penalty on power dissipation, and simulation results demonstrate the efficacy of the principle.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
R. Castello and P. Gray, “Performance Limitations in Switched-Capacitor Filters”, IEEE Transactions on Circuit and Systems, Vol. CAS 32, No. 9, Sep. 1985, pp. 865–876.
B. Brandt and Bruce Wooley, “A 50-MHz Multibit Sigma-Delta Modulator for 12-b 2-MHz A/D Conversion”, IEEE J. Solid-State Circuits, Vol. 26, No. 12, Dec. 1991, pp. 1746–1756.
G. Yin and W. Sansen, “A High-Frequency and High-Resolution Fourth-Order ΣΔ A/D Converter in BiCMOS Technology”, IEEE J. Solid-State Circuits, Vol. 29, No. 8, Aug. 1994, pp. 857–865.
A. Marques, V. Peluso, M. Steyaert and W. Sansen, “A 15-b Resolution 2-MHz Nyquist Rate ΣΔ ADC in a 1-μm CMOS Technology”, IEEE J. Solid-State Circuits, Vol. 33, No. 7, Jul. 1998, pp. 1065–1075.
A. Feldman, B. Boser and P. Gray, “A 13-Bit, 1.4-MS/s Sigma-Delta Modulator for RF Baseband Channel Applications”, IEEE J. Solid-State Circuits,Vol. 33, No. 10, Oct. 1998, pp. 1462–1469.
J. Crols and M. Steyaert, “A Highly Linear CMOS Downconversion Mixer”, IEEE J. Solid-State Circuits, Vol. 30, No. 7, Jul. 1995, pp. 736–742.
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2002 Kluwer Academic Publishers
About this chapter
Cite this chapter
Azeredo-Leme, C., Reis, R., Viegas, E. (2002). Wide-Band Sub-Sampling A/D Conversion with Image Rejection. In: Helfenstein, M., Moschytz, G.S. (eds) Circuits and Systems for Wireless Communications. Springer, Boston, MA. https://doi.org/10.1007/0-306-47303-8_13
Download citation
DOI: https://doi.org/10.1007/0-306-47303-8_13
Publisher Name: Springer, Boston, MA
Print ISBN: 978-0-7923-7722-1
Online ISBN: 978-0-306-47303-6
eBook Packages: Springer Book Archive