Summary
Because of their size and complexity, SOC designs require that new physical verification tools and methodologies be adopted. It is critical that all the design issues be checked prior to sign-off.
This is a preview of subscription content, log in via an institution.
Buying options
Tax calculation will be finalised at checkout
Purchases are for personal use only
Learn about institutional subscriptionsPreview
Unable to display preview. Download preview PDF.
References
Chen Howard H, Ling David D. Power supply noise analysis methodology for deep-submicron VSLI chip design, Design Automation Conference 1997.
NS Nagaraj, Can Frank, ... A practical approach to static signal electromigration analysis, Design automation conference’ 98.
Li Tong, Kang Sung-Mo. Layout extraction and verification methodology for CMOS I/O circuits, Design Automation Conference 1998.
Restle Phillip, Ruehli Albert, Walker Steven G. Dealing with inductance in highspeed chip design, Design Automation Conference 1999.
Beattie Michael W, Pileggi Lawrence T. IC analysis including extracted inductance models, Design Automation Conference 1999.
Morton Shannon V. On-chip inductance issues in multiconductor systems, Design Automation Conference 1999.
Cong Jason, He Lei, .... Analysis and justification of a simple, practical 2 1/2-D capacitance extraction methodology, Design Automation Conference 1997.
Kahng Andrew B, Pati Y C. Subwavelength lithography and its potential impact on design and EDA, Design Automation Conference 1999.
Smith Wayne, Trybula Walt. Photomasks for advanced lithography, IEEE Int’l Electronics Manufacturing Technology Symposium, 1997.
Jain Nirmal, Silvestro John, .... SI issues associated with high speed packages, IEEE Electronic Packaging Technology Conference, 1997.
Gal Laszlo. On-chip cross talk-the new signal integrity challenge, IEEE Custom Integrated Circuits Conference, 1995.
NS Nagaraj, Can Frank, .... A practical approach to crosstalk noise verification of static CMOS designs, International Conference on VLSI Design, January 2000.
Maniwa R T. Focus report: Signal integrity tools, Integrated System Design, July 1996.
Green Lynne. Addressing the effects of signal integrity in deep-submicron design, Integrated System Design, July 1998.
Gupta Rohini, Tauke John. Addressing signal integrity in deep-submicron SOC designs, Integrated System Design, April 2000.
Maniwa Tets. Focus report: Physical verification, Integrated System Design, January 2000.
Hussain Zakir Syed, Rochel Steffen, .... Clock verification in the presence of IR-drop in the power distribution network, IEEE Custom Integrated Circuits Conference, 1999.
Saleh R, Overhauser D, Taylor S. Full-chip verification of UDSM designs, ICCAD 1998.
Saal Frederick. A case for signal integrity verification, EE Times, January 17, 2000.
Powell Jon. Solving signal-integrity problems in high-speed digital systems, EDN Access, www.ednmag.com.
Rights and permissions
Copyright information
© 2002 Kluwer Academic Publishers
About this chapter
Cite this chapter
(2002). Physical Verification and Design Sign-off. In: System-on-a-Chip Verification. Springer, Boston, MA. https://doi.org/10.1007/0-306-46995-2_8
Download citation
DOI: https://doi.org/10.1007/0-306-46995-2_8
Publisher Name: Springer, Boston, MA
Print ISBN: 978-0-7923-7279-0
Online ISBN: 978-0-306-46995-4
eBook Packages: Springer Book Archive