Summary
Block-level verification is essential when working with SOC designs. More and more, SOCs are using and reusing IPs. These IPs need to be verified early in the design process and during integration using the techniques that are described in this chapter.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Ellis Richard, Bray Neil, Chaplin David. The armor of IP verification, Integrated System Design, February 2000.
Sandler Scott. Debugging, design reuse, and IP integration, Application note, www.chipcenter.com.
Thomas Delae. SOC verification based on IP reuse methodology, SAME 99, October 1999.
Switzer Scott, Landoll David. Using embedded checkers to solve verification challenges, DesignCon 2000.
Keating Michael, Bricaud Pierre. Reuse methodology manual for system-on-a-chip designs, Kluwer Academic Publishers, 1999.
Fillipi E, Licciardi A, ..... The virtual chip set: A parametric IP library for system on a chip, IEEE Custom Integrated Circuits Conference 1998.
Dignam David, Garlick, ... An integrated environment for configurable designs, IEEE Custom Integrated Circuits Conference 1999.
Diehl Stan. IP reuse drives SOC design, Portable Design, May 2000.
Stadler Manfred, Rower Thomas. Functional verification of intellectual properties (IP): a simulation based solution for an application-specific instruction-set processor, ITC International Test Conference 1999.
Saunders Larry. Effective design verification. Integrated System Design, April 1997.
Joyce Dan. Code coverage analysis works in hardware design, Integrated System Design, January 1997.
Bricaud Pierre J. IP reuse creation for System-on-a-chip design, IEEE Custom Integrated Circuits Conference 1999.
Anderson Thomas L. The challenge of verifying a synthesizable core, Computer Design, July 1996.
Janick Bergeron. Writing Testbenches: Functional Verification of HDL Models, Kluwer Academic Publishers, 2000.
Clarke, E. M, Grumberg Orna, Peled, Doron. Model Checking, MIT Press, 1999.
McMillan, Kenneth L. Symbolic Model Checking, Kluwer Academic Publishers, 1993.
Bening Lionel, Foster Harry. Principles of Verifiable Rtl Design: A Functional Coding Style Supporting Verification Processes in Verilog, Kluwer Academic Publishers, 2000.
Probst, David. Advances in Hardware Design and Verification, Chapman and Hall, 1997.
Budkowski Stan, Najm Elie. Formal Description Techniques and Protocol Specification, Testing and Verification, Chapman and Hall, 1998.
Rights and permissions
Copyright information
© 2002 Kluwer Academic Publishers
About this chapter
Cite this chapter
(2002). Block-level Verification. In: System-on-a-Chip Verification. Springer, Boston, MA. https://doi.org/10.1007/0-306-46995-2_3
Download citation
DOI: https://doi.org/10.1007/0-306-46995-2_3
Publisher Name: Springer, Boston, MA
Print ISBN: 978-0-7923-7279-0
Online ISBN: 978-0-306-46995-4
eBook Packages: Springer Book Archive