Skip to main content
SpringerLink
Log in

Introduction

  • Chapter
Book cover System-on-a-Chip Verification

  • 397 Accesses

Summary

This chapter has provided an overview of the issues to consider and the various verification methodologies that can be used with SOC designs. We will now explore these topics in further detail in subsequent chapters.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Log in via an institution
Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 129.00
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 179.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD 169.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Peters Kenneth H. Migrating to single-chip systems, Embedded Systems Programming, April 1999.

    Google Scholar 

  2. Geist Daniel, Biran Giora, .... Methodology for the verification of a “system on chip,” Design Automation Conference 1999.

    Google Scholar 

  3. El-Ghoroury Hussein S. Next-generation IC designs for mobile handsets, IBM-MicroNews, second quarter 1999, Vol. 5, No. 2.

    Google Scholar 

  4. Goodnow Ken. Enhancing the design process using system-on-a-chip capability, IBM-MicroNews, first quarter 2000, Vol. 6, No. 1.

    Google Scholar 

  5. Siegmund Richard Jr. Shortened design cycles demand logic reuse, IBM-MicroNews, third quarter 1999, Vol. 5, No. 3.

    Google Scholar 

  6. Baker Mark, O’Brien-Strain Eamonn. Co-design made real: Generating and verifying complete system hardware and software implementations, Embedded Systems Conference, September 1999.

    Google Scholar 

  7. Leef Serge. Changing SOC content demands codesign and careful IP integration, Integrated System Design.

    Google Scholar 

  8. Reddy Anil. Integration of IP into SOC presents design challenge, Wireless Systems Design, December 1998.

    Google Scholar 

  9. Schirrmeister Frank, Martin Grant. Platform-based design helps meld EDA with convergence demands, Wireless Systems Design, May 2000.

    Google Scholar 

  10. Cooley David, Ostrowski Marc, .... System-on-a-chip designs calls for multiple technologies, Wireless Systems Design, July 1999.

    Google Scholar 

  11. Evans Adrian, Silburt Allan, .... Functional verification of large ASICs, Design Automation Conference 1998.

    Google Scholar 

  12. Tuck Barbara. Various techniques, languages being used to verify system-on-achip designs, Electronic Systems, January 1999.

    Google Scholar 

  13. Chapiro Daniel. Automating verification using testbench languages, Electronics Engineer, September 1999.

    Google Scholar 

  14. Mitchell Donna. Test bench generation from timing diagrams, www.synapticad. com.

    Google Scholar 

  15. Saunders Larry. Effective design verification, Integrated System Design, April 1997.

    Google Scholar 

  16. Tseng Ping-Sheng. Reconfigured engines rev simulation, EE Times, July 10, 2000.

    Google Scholar 

  17. Gallagher. Prototypes ensure pre-verification, EE Times, June 12, 2000.

    Google Scholar 

  18. Browne Jack. Tools take aim at system-level verification, Wireless Systems Design, June 2000.

    Google Scholar 

  19. Cheng Kwang-Ting, Dey Sujit, ... Test challenges for deep-submicron technologies, Design Automation Conference 2000.

    Google Scholar 

  20. Huott W V, Koprowski B J, ... Advanced microprocessor test strategy and methodology, Journal of Research and Development, Vol. 41, No. 4/5-IBM S/390 G3 and G4, 1997.

    Google Scholar 

  21. Dey Sujit, Marinissen Eric Jan, Zorian Yervant. Testing system chips: Methodologies and experiences, Integrated System Design, 2000.

    Google Scholar 

  22. Comman Bejoy G. Design-for-test considerations challenge SOC developers, Wireless Systems Design, June 1999.

    Google Scholar 

  23. Diehl Stan. SOC designs demand embedded testing, Portable Design, March 2000.

    Google Scholar 

  24. Zorian Yervant, Marinissen Eric Jan, Dey Sujit. Testing embedded core-based system chips, Computer, June 1999.

    Google Scholar 

  25. Stannard David. Testing designs with embedded blocks, Electronics Engineer, May 2000.

    Google Scholar 

  26. Sunter Stephen. Testing mixed-signal ICs using digital BIST, Electronics Engineer, January 2000.

    Google Scholar 

  27. Mark Olen, Rajski Janusz. Testing IP cores, Integrated System Design.

    Google Scholar 

  28. Spaker Rebecca. Bluetooth Basics, Embedded Systems Programming, July 2000.

    Google Scholar 

  29. Kardach James. Bluetooth architecture overview, Intel Technology Journal Q2, 2000, www.intel.com.

    Google Scholar 

  30. Chang Henry, Cooke Larry, .... Surviving the SOC Revolution, A Guide to Platform-Based Design, Kluwer Academic Publishers, July 1999.

    Google Scholar 

  31. Keating Michael, Bricaud Pierre. Reuse methodology manual for system-on-a-chip designs, Kluwer Academic Publishers, 1999.

    Google Scholar 

Download references

Rights and permissions

Reprints and permissions

Copyright information

© 2002 Kluwer Academic Publishers

About this chapter

Cite this chapter

(2002). Introduction. In: System-on-a-Chip Verification. Springer, Boston, MA. https://doi.org/10.1007/0-306-46995-2_1

Download citation

  • DOI: https://doi.org/10.1007/0-306-46995-2_1

  • Publisher Name: Springer, Boston, MA

  • Print ISBN: 978-0-7923-7279-0

  • Online ISBN: 978-0-306-46995-4

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics

Search

Navigation