Impact of Oxide Engineering on Analog/RF Performance of Doping-Less DMDG MOSFET

  • Abhinav GuptaEmail author
  • Amrish Kumar
  • Sanjeev Rai
  • Rajeev Tripathi
Conference paper
Part of the Lecture Notes in Electrical Engineering book series (LNEE, volume 587)


In order to reduce short channel effects, a dual metal concept has been employed in MOSFETs. But to eliminate the problem of a gate tunneling dual material double gate (DMDG) MOSFET is not sufficient. Hence, to overcome gate tunneling oxide engineering technique has been employed in a DMDG MOSFET. In this paper, a doping-less dual material double gate (DL-DMDG) MOSFET has been analyzed using oxide engineering technique. To induce an n-type substrate in a doping-less MOSFET, charge plasma concept has been incorporated. Using 2D ATLAS simulator various analog/RF parameters have been investigated for this device with different oxide materials. The basic purpose of this paper is to improve analog/RF performance of the device and to increase immunity to SCEs.


DL-DMDG MOSFET Charge plasma SCEs Analog/RF 


  1. 1.
    Balamurugan, N.B.: A novel scaling theory for effective conductive path effect of double gate (DG) MOSFETs for nano-scale CMOS circuit design. In: International Conference on Signal Processing, Communications and Networking, 2008. ICSCN’08. IEEE (2008)Google Scholar
  2. 2.
    Wang, X., Roy, S., Asenov, A.: High performance MOSFET scaling study from bulk 45 nm technology generation. In: 9th International Conference on Solid-State and Integrated-Circuit Technology, 2008. ICSICT 2008. IEEE (2008)Google Scholar
  3. 3.
    Hiblot, G.: Impact of short-channel effects on velocity overshoot in MOSFET. In: 2015 IEEE 13th International New Circuits and Systems Conference (NEWCAS). IEEE (2015)Google Scholar
  4. 4.
    Xie, Q., Jun, X., Taur, Y.: Review and critique of analytic models of MOSFET short-channel effects in subthreshold. IEEE Trans. Electron Devices 59(6), 1569–1579 (2012)CrossRefGoogle Scholar
  5. 5.
    Panigrahy, S., Sahu, P.K.: Performance enhancement and reduction of short channel effects of nano-MOSFET by using graded channel engineering. In: 2013 International Conference on Circuits, Power and Computing Technologies (ICCPCT), IEEE (2013)Google Scholar
  6. 6.
    Raad, B.R.: Drain work function engineered doping-less charge plasma TFET for ambipolar suppression and RF performance improvement: a proposal, design, and investigation. IEEE Trans. Electron Devices 63(10), 3950–3957 (2016)CrossRefGoogle Scholar
  7. 7.
    Mohankumar, N., Syamal, B., Sarkar, C.K.: Influence of channel and gate engineering on the analog and RF performance of DG MOSFETs. IEEE Trans. Electron Devices 57(4), 820–826 (2010)CrossRefGoogle Scholar
  8. 8.
    Sharma, R.K.: Analog/RF figures of merit of advanced DG MOSFETs. In: 2012 8th International Caribbean Conference on Devices, Circuits and Systems (ICCDCS). IEEE (2012)Google Scholar
  9. 9.
    Wang, H., Zang, C.: Impact of random dopant fluctuation effect on surrounding gate MOSFETs: from atomic level simulation to circuit performance evaluation. J. Nanosci. Nanotechnol. 11(12), 10429–10432 (2011)CrossRefGoogle Scholar
  10. 10.
    Kumar, M.J., Janardhanan, S.: Doping-less tunnel field effect transistor: design and investigation. IEEE Trans. Electron Devices 60(10), 3285–3290 (2013)CrossRefGoogle Scholar
  11. 11.
    Gupta, S.K., Baishya, S.: Effect of high-k gate materials on analog and RF performance of Double Metal Double Gate (DMDG) MOSFETs. In: 2013 Annual IEEE India Conference (INDICON). IEEE (2013)Google Scholar
  12. 12.
    Salmani-Jelodar, M.: Optimum high-k oxide for the best performance of ultra-scaled double-gate MOSFETs. IEEE Trans. Nanotechnol. 15(6), 904–910 (2016)CrossRefGoogle Scholar
  13. 13.
    Voinigescu, S.P.: 2D numerical investigation of the impact of compositional grading on the performance of submicrometer Si-SiGe MOSFET’s. IEEE Trans. Electron Devices 42(6), 1039–1046 (1995)CrossRefGoogle Scholar
  14. 14.
    Loan, S.A., Rafat, M.: A high performance charge plasma based lateral bipolar transistor on selective buried oxide. Semicond. Sci. Technol. 29(1), 015011 (2013)CrossRefGoogle Scholar
  15. 15.
    Raad, B.R., Sharama, D.: Drain work function engineered doping-less charge plasma TFET for ambipolar suppression and RF performance improvement: a proposal, design, and investigation. IEEE Trans. Electron Devices 63(10), 3950–3957 (2016)CrossRefGoogle Scholar
  16. 16.
    ATLAS Device Simulator Software, Silvaco, Santa Clara, CA, USA (2015)Google Scholar
  17. 17.
    Kumar, P., Bhowmick, B.: A physics based threshold voltage model for hetero-dielectric dual material gate Schottky barrier MOSFET. Int. J. Numer. Modell. Electron. Netw. Devices Fields e2320 (2018)Google Scholar
  18. 18.
    Kumar, Prashanth, Bhowmick, Brinda: Suppression of ambipolar conduction and investigation of RF performance characteristics of gate-drain underlap SiGe Schottky barrier field effect transistor. IET Micro Nano Lett. 13(5), 626–630 (2018)CrossRefGoogle Scholar

Copyright information

© Springer Nature Singapore Pte Ltd. 2020

Authors and Affiliations

  • Abhinav Gupta
    • 1
    Email author
  • Amrish Kumar
    • 2
  • Sanjeev Rai
    • 2
  • Rajeev Tripathi
    • 2
  1. 1.Electronics Engineering Department, Rajkiya Engineering CollegeSonbhadraIndia
  2. 2.Department of Electronics and Communication EngineeringMotilal Nehru National Institute of TechnologyAllahabadIndia

Personalised recommendations