Advertisement

Performance Analysis of Multilevel Converter with Reduced Number of Active Switches

  • Sudheer VinnakotiEmail author
  • Venkata Lakshmi Vasamsetti
Conference paper
  • 12 Downloads
Part of the Lecture Notes in Electrical Engineering book series (LNEE, volume 655)

Abstract

In a multi-level inverter, as the number of levels increases there exists the problem of an increase in the number of active power switches particularly in high-power and low-voltage applications such as wind energy conversion system, UPS and photovoltaic inverters. Hence, this paper presents a novel technology which is capable of providing the same or more number of levels as that of the fundamental with reduced number of active switches. The proposed topology utilizes a DC link which is the combination of number of DC cells. The DC interface provides a variable DC connection voltage along with the regulated path through floating capacitors and provides the required degree of control for all inverter phases. The numbers of levels of the converter are increased by connecting the DC cells in a multi-cell structure. The five-level reduced multi-level converter (RMC) is compared with various other topologies such as single-phase five-level and seven-level cascaded H-bridge inverter in terms of number of active switches, and the results are validated through the percentage total harmonic distortions.

Keywords

Multi-level converters DC link 

References

  1. 1.
    Sandhiya M, Meena S, Mahesh Manivanna Kumar G (2018) Multilevel inverter topology with reduced number of switches. Int Res J Eng Technol (IRJET) 05(01):72Google Scholar
  2. 2.
    Moses Stephen P, Ponraj M, Sathesh N, Balamurugan K, Karthikeyan K (2018) Modified cascaded H-bridge multilevel inverter for household appliances. Int Res J Eng Technol (IRJET) 05(03)Google Scholar
  3. 3.
    Vijay Kumara E, Guptab SK, Singh B, Malad D (2018) New multilevel inverter topology with reduced number of switches using advanced modulation strategies for improved power quality. World J Technol Eng Res 3(1):397–406Google Scholar
  4. 4.
    Gupta SR, Anitha GS (2015) PD-PWM based cascaded H-bridge multilevel inverter for photovoltaic systems. Int J Adv Res Electr Electron Instrum Eng 4(7):2278–8875Google Scholar
  5. 5.
    Thombre N, Rawat R, Rana P, Umashankar S (2014) A novel topology of multilevel inverter with reduced number of switches and DC sources. Int J Power Electron Drive Syst (IJPEDS) 5(1):56–62Google Scholar
  6. 6.
    Maheshri S, Khampariya P (2014) Simulation of single phase SPWM (unipolar) inverter. Int J Innov Res Adv Eng (IJIRAE) 1(9)Google Scholar
  7. 7.
    Jariwala AJ, Shah NV (2015) A new multilevel inverter topology with reduced number of switches. Int J Curr Eng Sci Res (IJCESR) 2(7)Google Scholar
  8. 8.
    Xu J, Nie Z, Zhu J (2015) Random switching frequency pulse width modulation: analysis, design and simulation. In: 2015 Chinese automation congress (CAC). Wuhan, pp 1975–1978Google Scholar
  9. 9.
    Norambuena M, Kouro S, Dieckerhoff S, Rodriguez J (2018) Reduced multilevel converter: a novel multilevel converter with a reduced number of active switches. IEEE Trans Industr Electron 65(5):3636–3645CrossRefGoogle Scholar
  10. 10.
    Madany W, Rashdan M, Hasaneen E (2016) Pulse-position and pulse-amplitude modulation interface for serial data link applications. In: 2016 fourth international Japan-Egypt conference on electronics, communications and computers (JEC-ECC). Cairo, pp 95–98Google Scholar

Copyright information

© Springer Nature Singapore Pte Ltd. 2021

Authors and Affiliations

  • Sudheer Vinnakoti
    • 1
    Email author
  • Venkata Lakshmi Vasamsetti
    • 2
  1. 1.Department of Electrical and Electronics EngineeringRaghu Engineering College (A)VisakhapatnamIndia
  2. 2.Department of Electrical and Electronics EngineeringVignan’s Institute of Information Technology (A)VisakhapatnamIndia

Personalised recommendations