Design of Low Standby Power 10T SRAM Cell with Improved Write Margin

  • R. Manoj KumarEmail author
  • P. V. Sridevi
Conference paper
Part of the Lecture Notes in Electrical Engineering book series (LNEE, volume 655)


There is a growing concern regarding the increased standby power and reduced stability of SRAM due to continued scaling in technology node. So, there is a necessity to design a new SRAM cell which addresses the concerns related to SRAM cell. So, 10T SRAM cell is proposed with reduced standby power and enhanced stability in read, write and hold modes of operation. There is a reduction in standby power because of the usage of stacked transistors. P10T SRAM cell has decreased the standby power while holding 1 by 4.9%, 15.99% and 1.68% compared to 8T, 8TG and 9T respectively at the worst process corner FF at 0.9 V VDD. There is an increase of 262.89, 47.566, 261.75% write margin compared to 6T, 8TG, 9T SRAM cells at 0.9 V supply voltage for TT corner. The influence of process and voltage variations on write margin was studied on available and proposed SRAM cells. All designs are designed using in cadence virtuoso in 45 nm CMOS technology node.


Static noise margin Write margin Process corners Standby power 


  1. 1.
    Rad JS, Guthaus M, Hughey R (2014) Confronting the variability issues affecting the performance of next generation SRAM design to optimize and predict the speed and yield. IEEE Access 2:577–601CrossRefGoogle Scholar
  2. 2.
    Safarulla IM, Manilal K (2014) Design of soft error tolerance technique for FPGA based soft core processors. In: 2014 international conference on advanced communication control and computing technologies (ICACCCT). IEEE, pp 1036–1040Google Scholar
  3. 3.
    Ullah Z, Jaiswal MK, Cheung RC (2015) Z-TCAM: an SRAM-based architecture for TCAM. IEEE Trans Very Large Scale (VLSI) Integr Syst 23(2):402–406CrossRefGoogle Scholar
  4. 4.
    Toh SO, Guo Z, Liu T-JK, Nikolic B (2011) Characterization of dynamic SRAM stability in 45 nm CMOS. IEEE J Solid-State Circuits 46(11):2702–2712CrossRefGoogle Scholar
  5. 5.
    Aly RE, Faisal MI, Bayoumi MA (2005) Novel 7T SRAM cell for low power cache design. In: Proceedings of the IEEE international SOC conference, Sept 2005, pp 171–174Google Scholar
  6. 6.
    Pasandi G, Fakhraie SM (2015) A 256-kb 9T near-threshold SRAM with 1 k cells per bitline and enhanced write and read operations. IEEE Trans VLSI Syst 23(11):2438–2446CrossRefGoogle Scholar
  7. 7.
    Nalam S, Calhoun BH (2011) 5T SRAM with asymmetric sizing for improved read stability. IEEE J Solid-State Circuits 46(10):2431–2442CrossRefGoogle Scholar
  8. 8.
    Calhoun BH, Chandrakasan AP (2007) A 256-kb 65-nm sub-threshold SRAM design for ultra-low-voltage operation. IEEE J Solid-State Circuits 42(3):680–688CrossRefGoogle Scholar
  9. 9.
    Chang L, Montoye RK, Nakamura Y, Batson KA, Eickemeyer RJ, Dennard RH, Haensch W, Jamsek D (2008) An 8T-SRAM for variability tolerance and low-voltage operation in high-performance caches. IEEE J Solid-State Circuits 43(4):956–963 CrossRefGoogle Scholar
  10. 10.
    Wang B, Nguyen TQ, Do AT, Zhou J, Je M, Kim TT-H (2015) Design of an ultra-low voltage 9T SRAM with equalized bitline leakage and cam-assisted energy efficiency improvement. IEEE Trans Circ Syst I Reg Pap 62(2):441–448CrossRefGoogle Scholar
  11. 11.
    Lo C-H, Huang S-Y (2011) PPN based 10T SRAM cell for low-leakage and resilient subthreshold operation. IEEE J Solid-State Circuits 46(3):695–704MathSciNetCrossRefGoogle Scholar
  12. 12.
    Gavaskar K, Ragupathy US, Malini V (2019) Design of novel SRAM cell using hybrid VLSI techniques for low leakage and high speed in embedded memories. Wirel Pers Commun 108(4):2311–2339CrossRefGoogle Scholar
  13. 13.
    Mishra JK, Srivastava H, Misra PK, Goswami M (2019) Analytical modelling and design of 9T SRAM cell with leakage control technique. Anal Integr Circ Sig Process 101(1):31–43CrossRefGoogle Scholar
  14. 14.
    Sharma V, Gopal M, Singh P, Vishvakarma SK, Chouhan SS (2019) A robust, ultra low-power, data-dependent-power-supplied 11T SRAM cell with expanded read/write stabilities for internet-of-things applications. Analog Integr Circ Sig Process 98(2):331–346CrossRefGoogle Scholar
  15. 15.
    Islam A, Hasan M (2012) A technique to mitigate impact of process, voltage and temperature variations on design metrics of SRAM cell. Microelectron Rel 52(2):405–411CrossRefGoogle Scholar
  16. 16.
    Lin Sheng, Kim Yong-Bin, Lombardi Fabrizio (2010) Design and analysis of a 32 nm PVT tolerant CMOS SRAM cell for low leakage and high stability. Integration 43:176–187CrossRefGoogle Scholar
  17. 17.
    Singh P, Vishvakarma SK (2017) Ultra-low power high stability 8T SRAM for application in object tracking system. IEEE Access 6(11):2279–2290Google Scholar
  18. 18.
    Do AT et al (2011) An 8T differential SRAM with improved noise margin for bit interleaving in 65 nm CMOS. IEEE Trans Circ Syst I Reg Pap 58(6):1252–1263MathSciNetCrossRefGoogle Scholar
  19. 19.
    Gierczynski N, Borot B, Planes N, Brut H (2007) A new combined methodology for write margin extraction of advanced SRAM. In: Proceedings of the IEEE international conference on microelectronic test structures (ICMTS), pp 97–100Google Scholar

Copyright information

© Springer Nature Singapore Pte Ltd. 2021

Authors and Affiliations

  1. 1.Department of Electronics and Communication EngineeringAndhra University College of Engineering (A), Andhra UniversityVisakhapatnamIndia

Personalised recommendations