Advertisement

Design of a Two-Stage Folded Cascode Amplifier Using SCL 180 nm CMOS Technology

  • Vanitha Soman
  • Sudhakar S. Mande
Chapter
  • 32 Downloads
Part of the Lecture Notes in Electrical Engineering book series (LNEE, volume 637)

Abstract

This paper presents design of a two-stage folded cascode amplifier with CMOS Technology. Maximum DC gain is the important required factor for analog and mixed signal circuits.The proposed circuit is designed to achieve more than 100 db and the obtained DC gain is 107.615 db. Phase margin is measured as \(62.65^{\circ }\). The power is measured as 1.97 mW. The proposed circuit is developed and performed with the technology of SCL 180 nm cadence tool. The designed values are compared with the system performance.

Keywords

Cascode CMRR PSRR UGB 

References

  1. 1.
    Snathanalakshmai, M., Aha, A.: An improved folded cascode amplifier with low power current mirror circuits. Int. J. Pure Appl. Math. 118(10), 45–50 (2018)Google Scholar
  2. 2.
    Rajni, E.: Design of high gain folded cascode operational amplifier using 1.25 um CMOS technology. Int. J. Sci. Eng. Res. 2(11), 1–9 (2011)Google Scholar
  3. 3.
    Razavi, B.: Design of Analog Integrated Circuits. McGraw Hill, New York, NY (2001)Google Scholar
  4. 4.
    Arifuddin, M., Naaz, M.: A fully differential gain boosted folded cascode OTA with 100 dB gain. IJAREEIE 5 (2016)Google Scholar
  5. 5.
    Vallee, R.E., El-Masry, E.I.: A very high frequency CMOS complementary folded cascode amplifier. IEEE J. Solid State Circ. 29(2), 130–133 (2004)CrossRefGoogle Scholar

Copyright information

© Springer Nature Singapore Pte Ltd. 2020

Authors and Affiliations

  • Vanitha Soman
    • 1
  • Sudhakar S. Mande
    • 2
  1. 1.Terna Engineering CollegeNavi MumbaiIndia
  2. 2.Don Bosco Institute of TechnologyMumbaiIndia

Personalised recommendations