Design and Implementation of a Factorial Circuit for Binary Numbers: An AVM-Based VLSI Computing Approach
- 18 Downloads
The arithmetic operation is the most crucial part in VLSI technology. Multiplication plays a significant role in arithmetic operations of various VLSI systems. The digital multipliers are used in realizing many DSP computations like FFT, MAC, and DFT. By calculating the silicon area, power, speed, and delay, the performance of the circuit is evaluated. In this paper, we used the ancient Vedic mathematics for implementation of the factorial circuit in the physical design level. The ancient Vedic mathematics (AVM)-based calculations are faster than the conventional-based calculations. An innovative idea to design an AVM-based factorial circuit is suggested in this work. In this paper, the proposed multiplier is designed by using AVM-based algorithm called Urdhva-Tiryagbhyam (UT), which is used to calculate the factorial of binary numbers. The proposed factorial circuit is designed by using the UT-based Vedic multiplier, incrementer, decrementer, zero detector, and a comparator with the help of Verilog HDL. It is synthesized and simulated using the Cadnce EDA (NC Sim,RTL Compiler, Encounter) tool in digital level. The result obtained in this work is found to be correct as well as meticulous.
KeywordsFactorial circuit UT sutra Ancient Vedic mathematics (AVM) Verilog HDL VLSI
All the simulations, synthesis, and implementation are done in Laboratory of Centurion University of Technology & Management, Odisha, India. Authors gratefully acknowledge to the University for providing research scope.
- 1.Panda, S.K., Panda, D.C.: Developing high-performance AVM based VLSI computing system: a study. In: Computing Analytics and Networking. Advances in the Intelligent System in Computing, vol. 710, pp. 315–325. Springer, Singapore (2018)Google Scholar
- 2.Singh, A., Gupta, N..: VEDIC mathematics for VLSI design. Int. J. Eng. Sci. Res. Technol. (2017)Google Scholar
- 3.Jie, L.S., Ruslan, S.H.: A 2 × 2 bit Vedic multiplier with different adders in 90 nm CMOS technology. AIP Conf. Proc. 1883, 020017-1–020017-7 (2017)Google Scholar
- 4.Gadakh, S.N., Khade, A.K.: Design and optimization of 16 × 16 bit multiplier using Vedic mathematics. In: IEEE International Conference on ACDOT, pp. 460–464 (2016)Google Scholar
- 5.Ram, G.C., Rani, D.S.: VLSI architecture for delay efficient 32-bit multiplier using Vedic mathematics sutras. In: IEEE International Conformance on TRETCT, pp. 1873–1877 (2016)Google Scholar
- 6.Mistri, N.R., Somani, S.B.: the study of Vedic multiplier algorithm using Nikhilam method. IJAREEJE 5, 3618–3623 (2016)Google Scholar
- 7.Dafe, S.A., Bhagat, S.A.: Design of speed multiplier using Vedic mathematics technique. Int. J. Emerg. Res. Manag. Technol. 4, 43–46 (2015)Google Scholar
- 8.Panda, S.K., Das, R.: VLSI implementation of vedic multiplier using Urdhva-Tiryagbhyam sutra in VHDL environment: a novelty. IOSR J. VLSI Signal Process. 5, 17–24 (2015)Google Scholar
- 9.Patil, S., Manjunatha, D.V.: Design of speed and power efficient multipliers using Vedic mathematics with VLSI implementation. In: IEEE International Conference on Advances in Electronics, Computer & Communications (2014)Google Scholar
- 10.Saha, P., Banerjee, A.V.: ASIC design of a high speed low power circuit for factorial calculation using ancient vedic mathematics. J. Microelectron. (2011)Google Scholar
- 11.Maharaja, B.K.T.: Vedic Mathematics. Motilal Banarsidass Publishers Private Ltd., Delhi, India (2001)Google Scholar