Advertisement

Read and Write Performance Research and Optimization for eMMC Device Driver

  • Yanlin Chen
  • Songyan LiuEmail author
  • Yifei Niu
  • Huan Liu
  • Xiaowen Wang
Conference paper
Part of the Lecture Notes in Electrical Engineering book series (LNEE, volume 517)

Abstract

The eMMC (embedded multimedia card) device was originally applied for high storage devices on mobile devices by a driver provided a good internal programming interface to the hardware. This article analyzes the read and write characteristics of eMMC devices in high-speed mode. It is proposed to improve the read and write performance of eMMC devices by using frequency replacement algorithm and double buffer as the basic improvement scheme.

Keywords

Device driver eMMC Operating system Interface protocol 

References

  1. 1.
    Park, S.H., et al.: A pattern adaptive NAND flash memory storage structure. IEEE Trans. Comput. 61(1), 134–138 (2011)MathSciNetCrossRefGoogle Scholar
  2. 2.
    Kim, C., Lee, C.: Design of eMMC controller with multiple channels. In: SOC Design Conference IEEE, pp. 317–318 (2016)Google Scholar
  3. 3.
    Aljumah, A., Altaf, M.: Amba based advanced DMA controller for SoC. Int. J. Adv. Comput. Sci. Appl. 7(3) (2016)Google Scholar
  4. 4.
    Mielke, N., et al.: Bit error rate in NAND flash memories. Reliability Physics Symposium, 2008. IRPS 2008. IEEE International IEEE, pp. 9–19 (2008)Google Scholar

Copyright information

© Springer Nature Singapore Pte Ltd. 2020

Authors and Affiliations

  • Yanlin Chen
    • 1
  • Songyan Liu
    • 1
    Email author
  • Yifei Niu
    • 1
  • Huan Liu
    • 1
  • Xiaowen Wang
    • 1
  1. 1.Electronic Engineering CollegeHeilongjiang UniversityHarbinChina

Personalised recommendations