Advertisement

Design of Standard Cell for Anti-radiation

  • Bei CaoEmail author
  • Pengfei Wu
  • Danyang Qin
Conference paper
Part of the Lecture Notes in Electrical Engineering book series (LNEE, volume 517)

Abstract

With the advancement of the aerospace industry, the reliability of integrated circuits that can overcome the impact of the radiation environment continues to increase. In this paper, two kinds of radiative effects of integrated circuits are focused on the total ionizing dose effect and the single-event latch-up effect. In response to these two effects, the anti-radiation reinforcement technology of the logic gate standard cell was adopted at the corresponding design level. The design of the schematic and the circuit simulation are performed, including transient simulation and static simulation in this paper. In addition, the standard cell’s logic information is verified and integrated into the standard cell library. A guard ring is designed on the layout of the standard cell so that it has radiation resistance. The layout of the standard cell is abstracted and the file containing the standard cell physical information is exported. The verification results and physical information of the standard cell demonstrate that the proposed technique can achieve the effect of anti-radiation.

Keywords

Standard cell Radiation effect Anti-radiation Logic information Physical information 

Notes

Acknowledgements

I am grateful to have the opportunity to enter the HIT microelectronics center. They gave me great encouragement and support during the study. At the same time, I also became interested in digital integrated circuits. Meanwhile, I would like to express my gratitude to my classmates for teaching me the experience and methods in my graduation design work. Their active, optimistic, progressive, hardworking research spirit inspired me at all times.

References

  1. 1.
    Walker, J.A., Sinnott, R., Stewart, G., Hilder, J.A., Tyrrell, A.M.: Optimizing electronic standard cell libraries for variability tolerance through the nano-CMOS grid. Philos. Trans. R. Soc. A 368(1925) (2010)CrossRefGoogle Scholar
  2. 2.
    Jianhua, J., Man, L., Lei, W., Yumei, Z.: An effective timing characterization method for an accuracy-proved VLSI standard cell library. J. Semicond. 35(2) (2014)Google Scholar
  3. 3.
    Qi, C., Xiao, L., Guo, J., Wang, T.: Low cost and highly reliable radiation hardened latch design in 65 nm CMOS technology. Microelectron. Reliab. 55(6) (2015)CrossRefGoogle Scholar
  4. 4.
    Kung, D.S., Puri, R.: Optimal P/N Width Ratio Selection for Standard Cell Libraries, pp. 276–283. IEEE (1999)Google Scholar
  5. 5.
    Brusamarello, L., Wirth, G.I., Roussel, P., Miranda, M.: Fast and accurate statistical characterization of standard cell libraries. Microelectron. Reliab. (12) (2011)Google Scholar
  6. 6.
    Tao, H.: Design and Verification of High Reliability Standard Cell Library. National University of Defense Technology, Hefei (2011)Google Scholar

Copyright information

© Springer Nature Singapore Pte Ltd. 2020

Authors and Affiliations

  1. 1.Electronic Engineering SchoolHeilongjiang UniversityHarbinChina

Personalised recommendations