An Energy-Efficient Core Mapping Algorithm on Network on Chip (NoC)

  • B. Naresh Kumar ReddyEmail author
  • Sireesha
Conference paper
Part of the Communications in Computer and Information Science book series (CCIS, volume 892)


In Nano scale technology, Network on Chip (NoC) is recommended as a solution for increasing communication difficulties of System-on-Chip (SoC) design. Network-on-Chip (NoC) has better reliability and scalability compared to on-chip interconnects. An important phase in the NoC design with mesh based topologies requires core mapping for a given application. This paper proposes an energy efficient mapping algorithm (EMAP) that maps the cores onto the NoC under communication rate constraints to minimize the total communication energy. The EMAP algorithm has been applied and calculated for randomly generated benchmarks. Experimental results demonstrate that the EMAP algorithm can deal with large number of task graphs and significant saving communication energy when compared to existing algorithm. The proposed EMAP algorithm was simulated and verified on Kintex-7 (KC705) FPGA board. Which reduces hardware utilization and power consumption compared to existing mapping algorithms.


System on Chip MPSoC Core Network on Chip 


  1. 1.
    Benini, L., De Micheli, G.: Networks on chips: a new SoC paradigm. IEEE Comput. 35(1), 70–78 (2002)CrossRefGoogle Scholar
  2. 2.
    DiTomaso, D., Morris, R., Kodi, A.K., Sarathy, A., Louri, A.: Extending the energy efficiency and performance with channel buffers, crossbars, and topology analysis for network on chips. IEEE Trans. Very Large Scale Integr. Syst. 21(11), 2141–2154 (2013)CrossRefGoogle Scholar
  3. 3.
    Naresh Kumar Reddy, B., Vasantha, M.H., Nithin Kumar, Y.B., Sharma, D.: Communication energy constrained spare core on NoC. In: 6th International Conference on Computing, Communication and Networking Technologies (ICCCNT), pp. 1–4 (2015)Google Scholar
  4. 4.
    Naresh Kumar Reddy, B., Vasantha, M.H., Nithin Kumar, Y.B., Sharma, D.: A fine grained position for modular core on NoC. In: IEEE International Conference on Computer, Communication and Control, pp. 1–4 (2015)Google Scholar
  5. 5.
    Koziris, N., Romesis, M., Tsanakas, P., Papakonstantinou, G.: An efficient algorithm for the physical mapping of clustered task graphs onto multiprocessor architectures. In: Proceedings 8th Euromicro Workshop on Parallel and Distributed Processing (2000)Google Scholar
  6. 6.
    Murali, S., De Micheli, G.: Bandwidth-constrained mapping of cores onto NoC architectures. In: Proceedings Design Automation and Test in Europe Conference and Exhibition (2004)Google Scholar
  7. 7.
    Srinivasan, K., Chatha, K.S.: A technique for low energy mapping and routing in network-on-chip architectures. In: International Symposium on Low Power Electronics and Design, pp. 387–392 (2005)Google Scholar
  8. 8.
    Rahmati, D., Murali, S., Benini, L., De Micheli, G., Sarbazi-Azad, H.: Computing accurate performance bounds for best effort networks-on-chip. IEEE Trans. Comput. 62(3), 452–467 (2013)MathSciNetCrossRefGoogle Scholar
  9. 9.
    Shen, W.-T., Chao, C.-H. Lien, Y.-K., Wu, A.-Y.: A new binomial mapping and optimization algorithm for reduce complexity mesh based on chip-networks. In: Proceedings of the First International Symposium on Networks-on-Chip (2007)Google Scholar
  10. 10.
    Hu, W., Du, C., Yan, L., Tianzhou, C.: A fast algorithm for energy-aware mapping of cores onto WK-recursive NoC under performance constraints. In: International Conference on High Performance Computing (HiPC) (2009)Google Scholar
  11. 11.
    Agrawal, S., Sant, D., Sharma, G.K.: An efficient energy- and bandwidth- aware mapping algorithm for regular NoC architectures. In: International Symposium on Networks-on-Chip (2010)Google Scholar
  12. 12.
    Michael, N., Wang, Y., Suh, G.E., Tang, A.: Quadrisection-based task mapping on many-core processors for energy-efficient on-chip communication. In: International Symposium on Networks-on-Chip (2013)Google Scholar
  13. 13.
    Beechu, N.K.R., Harishchandra, V.M., Balachandra, N.K.: High-performance and energy-efficient fault-tolerance core mapping in NoC. Sustain. Comput.: Inform. Syst. 16, 1–10 (2017)Google Scholar
  14. 14.
    Beechu, N.K.R., et al.: An energy-efficient fault-aware core mapping in mesh-based network on chip systems. J. Netw. Comput. Appl. 105, 79–87 (2018)CrossRefGoogle Scholar
  15. 15.
    Beechu, N.K.R., et al.: Energy-aware and reliability-aware mapping for NoC-based architectures. Wirel. Pers. Commun. 100(2), 213–225 (2017)CrossRefGoogle Scholar
  16. 16.
    Reddy, B.N.K., Vasantha, M.H., Nithin Kumar, Y.B.: A Gracefully degrading and energy-efficient fault tolerant NoC using spare core. In: 2016 IEEE Computer Society Annual Symposium on VLSI (ISVLSI 2016), Pennsylvania, USA, pp. 146–151 (2016)Google Scholar
  17. 17.
    Noxim the NoC simulator.
  18. 18.
  19. 19.
    Beechu, N.K.R., et al.: System level fault-tolerance core mapping and FPGA-based verification of NoC. Microelectron. J. 70, 16–26 (2017)CrossRefGoogle Scholar
  20. 20.
    Beechu, N.K.R., et al.: Hardware implementation of fault tolerance NoC core mapping. Telecommun. Syst. 68(4), 621–630 (2017)CrossRefGoogle Scholar

Copyright information

© Springer Nature Singapore Pte Ltd. 2019

Authors and Affiliations

  1. 1.Intel Technology India Pvt Ltd.BangaloreIndia

Personalised recommendations