Advertisement

Design of High Speed 5:2 and 7:2 Compressor Using Nanomagnetic Logic

  • Shantanu Agarwal
  • G. Harish
  • S. Balamurugan
  • R. MarimuthuEmail author
Conference paper
Part of the Communications in Computer and Information Science book series (CCIS, volume 892)

Abstract

There are many attempts being made to design circuits in the post-CMOS scenario. One such attempt includes the Nanomagnetic logic. In this logic, a top-down methodology is followed. This paper presents the design of high speed 5:2 and 7:2 compressors using Nanomagnetic logic.

Keywords

Post-CMOS High speed Compressor PNML 

References

  1. 1.
    Balamurugan, S., Ghosh, S., Atul, Marimuthu, R., Mallick, P.S.: Design of low power fixed-width multiplier with row bypassing. IEICE Electron. Express 9(20), 1568–1575 (2012)CrossRefGoogle Scholar
  2. 2.
    Balamurugan, S., Srirangaswamy, B., Marimuthu, R., Mallick, P.S.: FPGA design and implementation of truncated multipliers using bypassing technique. In: Proceedings of the International Conference on Advances in Computing, Communications and Informatics, pp. 1111–1117. ACM, Chennai (2012)Google Scholar
  3. 3.
    Nikonov, D.E., Young, I.A.: Overview of beyond-CMOS devices and a uniform methodology for their benchmarking. In: Proceedings of IEEE, 2498–2533. IEEE (2013)CrossRefGoogle Scholar
  4. 4.
    Stamps, R.L., et al.: The 2014 magnetism roadmap. J. Phys. D: Appl. Phys. 47(33), 333001 (2014)CrossRefGoogle Scholar
  5. 5.
    Rudell, R.L., Sangiovanni-Vincentelli, A.: Multiple-valued minimization for PLA optimization. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 6(5), 727–750 (1987)CrossRefGoogle Scholar
  6. 6.
    Brayton, R.K., Rudell, R., Sangiovanni-Vincentelli, A., Wang, A.R.: MIS: a multiple-level logic optimization system. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 6(6), 1062–1081 (1987)CrossRefGoogle Scholar
  7. 7.
    Brayton, R., Mishchenko, A.: ABC: an academic industrial-strength verification tool. In: Touili, T., Cook, B., Jackson, P. (eds.) CAV 2010. LNCS, vol. 6174, pp. 24–40. Springer, Heidelberg (2010).  https://doi.org/10.1007/978-3-642-14295-6_5CrossRefGoogle Scholar
  8. 8.
    Bryant, R.E.: Graph-based algorithms for boolean function manipulation. IEEE Trans. Comput. 100(8), 677–691 (1986)CrossRefGoogle Scholar
  9. 9.
    Amarú, L., Gaillardon, P.-E., De Micheli, G.: Majority-inverter graph: a novel data-structure and algorithms for efficient logic optimization. In: Proceedings of the 51st Annual Design Automation Conference, pp. 1–6. ACM, San Francisco, CA, USA (2014)Google Scholar
  10. 10.
    Riente, F., et al.: MagCAD: tool for the design of 3-D magnetic circuits. IEEE J. Explor. Solid-State Comput. Devices Circuits 3, 65–73 (2017)CrossRefGoogle Scholar
  11. 11.
    Marimuthu, R., Mallick, P.S.: Design of efficient signed multiplier using compressors for FFT architecture. J. Eng. Sci. Technol. Rev. 10(2), 108–113 (2017)CrossRefGoogle Scholar
  12. 12.
    Marimuthu, R., Elsie Rezinold, Y., Mallick, P.S.: Design and analysis of multiplier using approximate 15-4 compressor. IEEE Access 5, 1027–1036 (2017)CrossRefGoogle Scholar
  13. 13.
    Marimuthu, R., Pradeepkumar, M., Bansal, D., Balamurugan, S., Mallick, P.S.: Design of high speed and low power 15-4 compressor. In: International Conference on Communication and Signal Processing, pp. 533–536. IEEE, Melmaruvathur (2013)Google Scholar
  14. 14.
    Marimuthu, R., Bansal, D., Balamurugan, S., Mallick, P.S.: Design of 8-4 and 9-4 compressors for high speed multiplication. Am. J. Appl. Sci. 10(8), 893–900 (2013)CrossRefGoogle Scholar
  15. 15.
    Menon, R., Radhakrishnan, D.: Majority-inverter graph: high performance 5: 2 compressor architectures. In: IEE Proceedings-Circuits, Devices and System, pp. 447–452. IET (2006)Google Scholar

Copyright information

© Springer Nature Singapore Pte Ltd. 2019

Authors and Affiliations

  1. 1.Vellore Institute of TechnologyVelloreIndia

Personalised recommendations