Advertisement

A Novel March C2RR Algorithm for Nanoelectronic Resistive Random Access Memory (RRAM) Testing

  • H. SribhuvaneshwariEmail author
  • K. Suthendran
Conference paper
Part of the Communications in Computer and Information Science book series (CCIS, volume 892)

Abstract

Promising nanoelectronic memories such as PCRAM, STT-RAM, Ferroelectric FET Memory and Resistive Random Access Memory (RRAM) are capable of substituting the conventional memory technologies such as SRAMs, DRAMs and flash memory in future computers. Among all these nanoelectronic memories RRAM results in higher density, lower power consumption, higher speed and better scalability which can fulfill the requirements of massive data growth as well as storage. But it is expected to go through numerous faults that reduce the reliability of the system. These faults may arise at any element of the memory system which includes the marginal circuits, inter junction and memory cell array. Read 1 Disturbance (R1D) fault is one among the main faults in RRAM that occurs, if the read value is 0 when 1 is the actual result which is kind of low resistance defect. In RRAM SET voltage (VSET), bit line voltage, restricted thermal stability and accumulated read current pulse leads to read disturbance faults and also when maximum current is applied for a read operation that immediately induces the read disturbance fault. As the read current and write current have the same path, read disturbance faults makes a bit flip. The accumulated effect of this read ‘1’ disturbance degrades the memory reliability. This kind of fault changes the value stored in a particular memory cell which leads to consequent inaccurate read values that keep on propagates till a new logic value is written in the same cell. Read disturbance lies between the read operation and read disturbance fault which is a major concern of today’s NVM since it directly affects the performance of the system. According to march C* test algorithm HfO2 based 1T1R RRAM’s R1D faults can be sensitized by ensuring the presence of ‘1’ (read 1) after the write ‘1’ operation and detected by another read 1 operation. In this article a novel March C2RR algorithm is proposed, here read operation is repeated twice in the second, fourth memory element (R3, R4 in M3 and R5, R6 in M4) and 100% fault coverage is achieved by the proposed method that detects R1D faults and all the random faults effectively.

Keywords

Nanoelectronic memory RRAM R1D fault SET RESET operation Fault coverage Test complexity 

References

  1. 1.
    Ielmini, D.: Resistive switching memories based on metal oxides: mechanisms, reliability, and scaling. Semicond. Sci. Technol. 31(6), 063002 (2016)CrossRefGoogle Scholar
  2. 2.
    Lv, H., et al.: Evolution of conductive filament and its impact on reliability issues in oxide-electrolyte based resistive random access memory. Sci. Rep. 5, 7764 (2016)CrossRefGoogle Scholar
  3. 3.
    Beckmann, K., Holt, J., Olin-Ammentorp, W., Alamgir, Z., Van Nostrand, J., Cady, N.C.: The effect of reactive ion etch (RIE) process conditions on ReRAM device performance. Semicond. Sci. Technol. 32(9), 095013 (2017)CrossRefGoogle Scholar
  4. 4.
    Chen, C.Y.: RRAM defect modeling and failure analysis based on march test and a novel squeeze-search scheme. IEEE Trans. Comput. 64(1), 180–190 (2015)MathSciNetzbMATHCrossRefGoogle Scholar
  5. 5.
    Chen, Y.X., Li, J.F.: Fault modeling and testing of 1T1R memristor memories. In: 33rd VLSI Test Symposium (VTS), pp. 1–6. IEEE (2015)Google Scholar
  6. 6.
    Kannan, S., Rajendran, J., Karri, R., Sinanoglu, O.: Sneak-path testing of crossbar-based nonvolatile random access memories. IEEE Trans. Nanotechnol. 12(3), 413–426 (2013)CrossRefGoogle Scholar
  7. 7.
    Sribhuvaneshwari, H.: A novel feed forward back propagation technique for online resistive random access memory testing. Int. J. Pure Appl. Math. 118(12), 13909–13915 (2018)Google Scholar
  8. 8.
    Mozaffari, S.N., Tragoudas, S., Haniotakis, T.: Fast march tests for defects in resistive memory. In: 2015 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH), pp. 88–93. IEEE (2015)Google Scholar
  9. 9.
    The International Technology Roadmap for Semiconductors (2011). http://www.itrs.net/Links/2011ITRS/Home2011.htm
  10. 10.
    Strukov, D.B., Likharev, K.K.: Prospects for terabit-scale nanoelectronic memories. Nanotechnology 16(1), 137–148 (2004)CrossRefGoogle Scholar
  11. 11.
    Likharev, K.K.: Hybrid CMOS/nanoelectronic circuits: opportunities and challenges. J. Nanoelectron. Optoelectron. 3(3), 203–230 (2008)CrossRefGoogle Scholar
  12. 12.
    Mishra, M., Goldstein, S.C.: Defect tolerance at the end of the roadmap. In: Shukla, S.K., Bahar, R.I. (eds.) Nano, Quantum and Molecular Computing, pp. 73–108. Springer, Boston (2004).  https://doi.org/10.1007/1-4020-8068-9_3CrossRefGoogle Scholar
  13. 13.
    Chung, A., Deen, J., Lee, J.S., Meyyappan, M.: Nanoscale memory devices. Nanotechnology 21(41), 412001 (2010)CrossRefGoogle Scholar
  14. 14.
    Fujisaki, Y.: Current status of nonvolatile semiconductor memory technology. Jpn. J. Appl. Phys. 49(10R), 100001 (2010)CrossRefGoogle Scholar
  15. 15.
    Lai, Y.F., Chen, F., Zeng, Z.C., Lin, P., Cheng, S.Y., Yu, J.L.: Thermal stability and data retention of resistive random access memory with HfO x/ZnO double layers. Chin. Phys. B 26(8), 087305 (2017)CrossRefGoogle Scholar
  16. 16.
    Sun, P., et al.: Thermal crosstalk in 3-dimensional RRAM crossbar array. Sci. Rep. 5, 13504 (2015)CrossRefGoogle Scholar
  17. 17.
    Sun, W., Choi, S., Shin, H.: A new bias scheme for a low power consumption ReRAM crossbar array. Semicond. Sci. Technol. 31(8), 085009 (2016)CrossRefGoogle Scholar
  18. 18.
    Wang, X.F., Zhao, H.M., Yang, Y., Ren, T.L.: Graphene resistive random memory - the promising memory device in next generation. Chin. Phys. B 26(3), 038501 (2017)CrossRefGoogle Scholar
  19. 19.
    Xie, Y.: Emerging Memory Technologies Design, Architecture, and Applications. Springer, New York (2014).  https://doi.org/10.1007/978-1-4419-9551-3CrossRefGoogle Scholar
  20. 20.
    Waser, R., Aono, M.: Nanoionics-based resistive switching memories. Nat. Mater. 6(11), 833–840 (2007)CrossRefGoogle Scholar
  21. 21.
    Walczyk, C., et al.: Impact of temperature on the resistive switching behavior of embedded HfO2-based RRAM devices. IEEE Trans. Electron Devices 58(9), 3124–3131 (2011)CrossRefGoogle Scholar
  22. 22.
    Zangeneh, M., Joshi, A.: Design and optimization of nonvolatile multibit 1T1R resistive RAM. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 22(8), 1815–1828 (2014)CrossRefGoogle Scholar
  23. 23.
    Zhang, K.: Embedded Memories for Nano-Scale VLSIs, 1st edn. Springer, New York (2009).  https://doi.org/10.1007/978-0-387-88497-4CrossRefGoogle Scholar
  24. 24.
    Micheloni, R., Campardo, G., Olivo, P.: Memories in Wireless Systems, 1st edn. Springer, Heidelberg (2008).  https://doi.org/10.1007/978-3-540-79078-5CrossRefGoogle Scholar
  25. 25.
    Mistry, K., et al.: A 45nm logic technology with high-k+ metal gate transistors, strained silicon, 9 Cu interconnect layers, 193nm dry patterning, and 100% Pb-free packaging. In: Electron Devices Meeting, IEDM 2007, pp. 247–250. IEEE (2007)Google Scholar

Copyright information

© Springer Nature Singapore Pte Ltd. 2019

Authors and Affiliations

  1. 1.Department of Electronics and Communication EngineeringKalasalingam Academy of Research and EducationKrishnankoilIndia
  2. 2.Department of Information TechnologyKalasalingam Academy of Research and EducationKrishnankoilIndia

Personalised recommendations