Advertisement

Low Leakage Read Write Enhanced 9T SRAM Cell

  • Pratiksha ShuklaEmail author
  • Vinay Gupta
  • Manisha Pattanaik
Conference paper
Part of the Communications in Computer and Information Science book series (CCIS, volume 892)

Abstract

In deep submicrometer technology (below 65 nm), SRAM designs suffer from high leakage and low stability issues. This paper presents a low leakage highly stable SRAM cell with read-write enhanced circuitry. The proposed SRAM performs read-write operation through single bitline and have separate read-write circuitry. It consists of a sleep transistor (shared by an array) in the read path, that remains OFF during hold and write mode to suppress the bitline leakage. It shows enhanced write ability and low leakage due to stacking effect in left inverter. Additionally, one data dependent charge pump circuit is used to prevent read bitline leakage while reading logic ‘1’ thereby improving the sense margin of bitline. Various design parameters such as read static noise margin (RSNM), read access time (\(T_{RA}\)), write access time (\(T_{WA}\)), leakage power and write ability of differential 6T (D6T), single bitline 9T (SB9T) and proposed (RWE9T) SRAM cell have been discussed. HSPICE simulations are performed using 32 nm PTM (LP). The proposed SRAM shows 2.14x improvement in RSNM as compared to D6T. Also, it shows an improvement of 2x and 1.38x in write ‘1’ margin as compared to D6T and SB9T and 1.38x in write ‘0’ margin than SB9T SRAM cell. An improvement of 1.75x in \(T_{RA}\) and 3.62x in write ‘0’ access time as compared to SB9T is shown at a penalty of write ‘1’ access time. RWE9T consumes 4.5x and 4.12x less leakage power as compared to D6T and SB9T at VDD = 0.9 V.

Keywords

Low leakage Stacking effect Write margin Read stability Random Access Memory (SRAM) 

References

  1. 1.
  2. 2.
    Ahmad, S., Gupta, M.K., Hasan, M.: Single ended schmitt trigger-based robust low-power SRAM cell. IEEE Trans. Very Large Scale Integr. VLSI Syst. 24(8), 2634–2642 (2016)CrossRefGoogle Scholar
  3. 3.
    Ahmad, S., Gupta, M.K., Alam, N., Hasan, M.: Low leakage single bitline 9T (SB9T) static random access memory. Microelectron. J. 62, 1–11 (2017)CrossRefGoogle Scholar
  4. 4.
    Bikki, P., Karuppanan, P.: Sram cell leakage control techniques for ultra low power application: a survey. Circuits Syst. 8(02), 23 (2017)CrossRefGoogle Scholar
  5. 5.
    Grossar, E., Stucchi, M., Maex, K., Dehaene, W.: Read stability and write-ability analysis of SRAM cells for nanometer technologies. IEEE J. Solid-State Circuits 41(11), 2577–2588 (2006)CrossRefGoogle Scholar
  6. 6.
    Pasandi, G., Fakhraie, S.M.: An 8T low-voltage and low-leakage half-selection disturb-free SRAM using bulk-CMOS and FinFETs. IEEE Trans. Electron Devices 61(7), 2357–2363 (2014)CrossRefGoogle Scholar
  7. 7.
    Qiu, H., et al.: Statistical write stability characterization in SRAM cells at low supply voltage. IEEE Trans. Electron Devices 63(11), 4302–4308 (2016)CrossRefGoogle Scholar
  8. 8.
    Islam, A., Hasan, M.: A technique to mitigate impact of process, voltage and temperature variations on design metrics of SRAM cell. Microelectron. Reliab. 52(2), 405–411 (2012). Low Temperature Processing for Microelectronics and Microsystems PackagingCrossRefGoogle Scholar
  9. 9.
    Jiao, H., Qiu, Y., Kursun, V.: Low power and robust memory circuits with asymmetrical ground gating. Microelectron. J. 48, 109–119 (2016)CrossRefGoogle Scholar
  10. 10.
    Tu, M.H., Lin, J.Y., Tsai, M.C., Jou, S.J., Chuang, C.T.: Single-ended subthreshold SRAM with asymmetrical write/read-assist. IEEE Trans. Circuits Syst. I Regul. Pap. 57(12), 3039–3047 (2010)MathSciNetCrossRefGoogle Scholar
  11. 11.
    Verma, N., Kwong, J., Chandrakasan, A.P.: Nanometer MOSFET variation in minimum energy subthreshold circuits. IEEE Trans. Electron Devices 55(1), 163–174 (2008)CrossRefGoogle Scholar
  12. 12.
    Pal, S., Islam, A.: Variation tolerant differential 8T SRAM cell for ultralow power applications. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 35(4), 549–558 (2016)CrossRefGoogle Scholar
  13. 13.
    Pasandi, G., Fakhraie, S.M.: A 256-kb 9T near-threshold SRAM with 1k cells per bitline and enhanced write and read operations. IEEE Trans. Very Large Scale Integr. VLSI Syst. 23(11), 2438–2446 (2015)CrossRefGoogle Scholar
  14. 14.
    Pal, S., Islam, A.: 9T SRAM cell for reliable ultralow-power applications and solving multibit soft-error issue. IEEE Trans. Device Mater. Reliab. 16(2), 172–182 (2016)CrossRefGoogle Scholar

Copyright information

© Springer Nature Singapore Pte Ltd. 2019

Authors and Affiliations

  • Pratiksha Shukla
    • 1
    Email author
  • Vinay Gupta
    • 1
  • Manisha Pattanaik
    • 1
  1. 1.Indian Institute of Information Technology and ManagementGwaliorIndia

Personalised recommendations