Low Leakage Noise Tolerant 10T SRAM Cell

  • Vinay Gupta
  • Pratiksha ShuklaEmail author
  • Manisha Pattanaik
Conference paper
Part of the Communications in Computer and Information Science book series (CCIS, volume 892)


This paper presents a low leakage noise tolerant (LL10T) SRAM cell. The proposed SRAM cell has high read static noise margin and low leakage power in contrast to the conventional 6T (C6T) SRAM cell. LL10T isolates the read circuitry through read decoupling technique to improve the read static noise margin by reducing the disturbance in read operation. The proposed cell also prevents false discharging of read bitline while reading high logic using data dependent charge pump circuit. Further, a sleep transistor is used in read circuitry that remains off in hold and write operation to reduce the leakage power consumption in proposed SRAM cell. A separated write circuitry is suggested to enhance the write operation. Simulation results show that LL10T SRAM cell offers 2.1x higher read static noise margin and 5.9x less leakage power over C6T SRAM cell. The proposed SRAM cell is also compared with low power (LP8T) SRAM cell. LL10T SRAM cell offers 33.6x higher hold static noise margin and 4.7x less leakage power. However it has 4x and 2.9x longer delay over C6T and LP8T SRAM cells respectively due to single read bitline and increased node capacitance in read path. Simulations were performed using HSPICE at 32-nm PTM technology at supply voltage of 900 mV. So, this SRAM cell may be suitable for applications which demand low power noise tolerant, enhanced stability and moderate speed SRAM cell at sub-micrometer technology.


Charge pump circuit Stacking effect Static leakage Write ability Sleep transistor 


  1. 1.
  2. 2.
    Ahmad, S., Gupta, M.K., Alam, N., Hasan, M.: Low leakage single bitline 9T (SB9T) static random access memory. Microelectron. J. 62, 1–11 (2017)CrossRefGoogle Scholar
  3. 3.
    Grossar, E., Stucchi, M., Maex, K., Dehaene, W.: Read stability and write-ability analysis of SRAM cells for nanometer technologies. IEEE J. Solid-State Circ. 41(11), 2577–2588 (2006)CrossRefGoogle Scholar
  4. 4.
    Jiao, H., Kursun, V.: Power gated SRAM circuits with data retention capability and high immunity to noise: a comparison for reliability in low leakage sleep mode. In: 2010 International SoC Design Conference, pp. 5–8 (2010)Google Scholar
  5. 5.
    Kim, N.S., et al.: Leakage current: Moore’s law meets static power. Computer 36(12), 68–75 (2003)CrossRefGoogle Scholar
  6. 6.
    Kulkarni, J.P., Kim, K., Roy, K.: A 160 mV robust Schmitt trigger based subthreshold SRAM. IEEE J. Solid-State Circ. 42(10), 2303–2313 (2007)CrossRefGoogle Scholar
  7. 7.
    Nabavi, M., Sachdev, M.: A 290-mV, 3.34-MHz, 6T SRAM with pMOS access transistors and boosted wordline in 65-nm CMOS technology. IEEE J. Solid-State Circ. 53, 656–667 (2017)CrossRefGoogle Scholar
  8. 8.
    Pal, S., Islam, A.: Variation tolerant differential 8T SRAM cell for ultralow power applications. IEEE Trans. Comput.-Aided Des. Integr. Circ. Syst. 35(4), 549–558 (2016)CrossRefGoogle Scholar
  9. 9.
    Pasandi, G., Fakhraie, S.M.: A new sub-threshold 7T SRAM cell design with capability of bit-interleaving in 90 nm CMOS. In: 2013 21st Iranian Conference on Electrical Engineering (ICEE), pp. 1–6 (2013)Google Scholar
  10. 10.
    Pasandi, G., Fakhraie, S.M.: A 256-kb 9T near-threshold SRAM with 1k cells per bitline and enhanced write and read operations. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 23(11), 2438–2446 (2015)CrossRefGoogle Scholar
  11. 11.
    Qiu, H., et al.: Statistical write stability characterization in SRAM cells at low supply voltage. IEEE Trans. Electron Devices 63(11), 4302–4308 (2016)CrossRefGoogle Scholar
  12. 12.
    Roy, K., Mukhopadhyay, S., Mahmoodi-Meimand, H.: Leakage current mechanisms and leakage reduction techniques in deep-submicrometer CMOS circuits. Proc. IEEE 91(2), 305–327 (2003)CrossRefGoogle Scholar
  13. 13.
    Samandari-Rad, J., Guthaus, M., Hughey, R.: Confronting the variability issues affecting the performance of next-generation SRAM design to optimize and predict the speed and yield. IEEE Access 2, 577–601 (2014)CrossRefGoogle Scholar
  14. 14.
    Seevinck, E., List, F.J., Lohstroh, J.: Static-noise margin analysis of MOS SRAM cells. IEEE J. Solid-State Circ. 22(5), 748–754 (1987)CrossRefGoogle Scholar
  15. 15.
    Yadav, N., Shah, A.P., Vishvakarma, S.K.: Stable, reliable, and bit-interleaving 12T SRAM for space applications: a device circuit co-design. IEEE Trans. Semiconductor Manuf. 30(3), 276–284 (2017)CrossRefGoogle Scholar
  16. 16.
    Yang, Y., Jeong, H., Song, S.C., Wang, J., Yeap, G., Jung, S.O.: Single bit-line 7T SRAM cell for near-threshold voltage operation with enhanced performance and energy in 14 nm FinFET technology. IEEE Trans. Circ. Syst. I: Regul. Papers 63(7), 1023–1032 (2016)MathSciNetGoogle Scholar

Copyright information

© Springer Nature Singapore Pte Ltd. 2019

Authors and Affiliations

  • Vinay Gupta
    • 1
  • Pratiksha Shukla
    • 1
    Email author
  • Manisha Pattanaik
    • 1
  1. 1.Indian Institute of Information Technology and Management, GwaliorGwaliorIndia

Personalised recommendations