A Novel Design Approach to Implement Multi-port Register Files Using Pulsed-Latches

  • T. S. ManivannanEmail author
  • Meena Srinivasan
Conference paper
Part of the Communications in Computer and Information Science book series (CCIS, volume 892)


Pulsed-latches provide high performance with low power consumption by taking the advantages of both flip-flops and latches and thus, they are targeted in implementing different kinds of memory devices in various applications. One such memory device is the register files, which is traditionally being realized using SRAMs. To implement n READ/WRITE multi-ports in SRAM register file design, the transistors that forms READ/WRITE ports must be replicated n times. Thus, there exist a proportionality between the number of transistors required per cell and the number of READ/WRITE ports per cell. This relationship is completely eliminated in the proposed pulsed-latches based register file design. The proposed pulsed-latches requires only 10 transistors per cell for any number of READ/WRITE ports. The proposed pulsed-latches based multiport register files consumes low power, area efficient and performs multi-read and multi-write operations. Hence, to implement n READ/WRITE ports in pulsed-latches based register files, n individual non-overlapping pulses are required, thereby making the number of transistors required per cell to be unchanged. These register files showed significant decrease in area as well as power consumption when compared to the SRAM based register files. An 8-bit(1X8), 64-bit(8X8), 128-bit(16X8) and a 256-bit(32X8) 4-READ and 2-WRITE (4R2W) pulsed-latches based multiport register files were designed and simulated in cadence 180 nm technology.


  1. 1.
    Teman, A., Visotsky, R.: A fast modular method for true variation-aware separatrix tracing in nanoscaled SRAMs. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 23, 2034–2042 (2015)CrossRefGoogle Scholar
  2. 2.
    Teman, A., Pergament, L., Cohen, O., Fish, A.: A 250 mV 8 kb 40 nm ultra-low power 9T supply feedback SRAM (SF-SRAM). IEEE J. Solid-State Circ. 46(11), 2713–2726 (2011)CrossRefGoogle Scholar
  3. 3.
    Elsharkasy, W.M., Yantir, H.E., Khajeh, A.: Efficient pulsed-latch implementation for multiport register files. ACM (2017)Google Scholar
  4. 4.
    Elsharkasy, W.M., Khajeh, A., Eltawil, A.M., Kurdahi, F.J.: Reliability enhancement of low-power sequential circuits using reconfigurable pulsed latches. IEEE Trans. Circ. Syst. 64, 1803–1814 (2017)Google Scholar
  5. 5.
    Sarfraz, K., Chan, M.: A 1.2 V-to-0.4 V 3.2 GHz-to-14.3 MHz power- efficient 3-port register file in 65-nm CMOS. IEEE Trans. Circ. Syst. 64, 360–372 (2016)Google Scholar
  6. 6.
    Hsiao, S.F., Wu, P.C.: Design of low-leakage multi-port SRAM for register file in graphics processing unit. IEEE (2014)Google Scholar
  7. 7.
    Li, S., Li, Z., Wang, F.: Design of a high-speed low-power multipart register file. IEEE (2009)Google Scholar

Copyright information

© Springer Nature Singapore Pte Ltd. 2019

Authors and Affiliations

  1. 1.Department of ECEGovernment College of TechnologyCoimbatoreIndia

Personalised recommendations