Advertisement

A Novel Fault-Tolerant Routing Algorithm for Mesh-of-Tree Based Network-on-Chips

  • Monil Shah
  • Mohit Upadhyay
  • P. Veda BhanuEmail author
  • J. Soumya
  • Linga Reddy Cenkeramaddi
Conference paper
Part of the Communications in Computer and Information Science book series (CCIS, volume 892)

Abstract

Use of bus architecture based communication with increasing processing elements in System-on-Chip (SoC) leads to severe degradation of performance and speed of the system. This bottleneck is overcome with the introduction of Network-on-Chips (NoCs). NoCs assist in communication between cores on a single chip using router based packet switching technique. Due to miniaturization, NoCs like every Integrated circuit is prone to different kinds of faults which can be transient, intermittent or permanent. A fault in any one component of such a crucial network can degrade performance leaving other components non-usable. This paper presents a novel Fault-Tolerant routing Algorithm for Mesh-of-Tree (MoT) topology in presence of stem faults. The proposed technique is compared with routing technique already in the literature. The results show improvements in terms of number of packets reaching destination routers from any source routers in MoT network in presence of faults, by scaling the topology size.

Keywords

System-on-Chip Network-on-Chip Fault-Tolerance Mesh-of-Tree Topology Routing 

References

  1. 1.
    International technology roadmap for semiconductors. Technical report (2015)Google Scholar
  2. 2.
    Benini, L., Micheli, G.D.: Networks on chips: a new SoC paradigm. Computer 35(1), 70–78 (2002).  https://doi.org/10.1109/2.976921CrossRefGoogle Scholar
  3. 3.
    Dally, W.J., Towles, B.: Route packets, not wires: on-chip interconnection networks. In: Proceedings of the 38th Design Automation Conference (IEEE Cat. No. 01CH37232), pp. 684–689 (2001)Google Scholar
  4. 4.
    Kundu, S., Chattopadhyay, S.: Network-on-chip architecture design based on mesh-of-tree deterministic routing topology. Int. J. High Perform. Syst. Archit. 1(3), 163–182 (2008)CrossRefGoogle Scholar
  5. 5.
    Leighton, F.T.: Introduction to Parallel Algorithms and Architectures, 1st edn. MorganKaufmann, San Mateo (1992)zbMATHGoogle Scholar
  6. 6.
    Moore, G.E.: Cramming more components onto integrated circuits. In: IEEE Solid-State Circuits Society Newsletter, vol. 11, no. 3, pp. 33–35, September 2006. Reprinted from electronics, vol. 38, no. 8, pp. 114 ff, 19 April 1965Google Scholar
  7. 7.
    Radetzki, M., Feng, C., Zhao, X., Jantsch, A.: Methods for fault tolerance in networks-on-chip. ACM Comput. Surv. 46(1), 8:1–8:38 (2013)CrossRefGoogle Scholar
  8. 8.
    Rantala, V., Lehtonen, T., Plosila, J.: Network on chip routing algorithms (2006)Google Scholar
  9. 9.
    Tsai, W.C., Lan, Y.C., Hu, Y.H., Chen, S.J.: Networks on chips: structure and design methodologies. J. Electr. Comput. Eng. 2012, 15 (2011)Google Scholar

Copyright information

© Springer Nature Singapore Pte Ltd. 2019

Authors and Affiliations

  • Monil Shah
    • 1
  • Mohit Upadhyay
    • 1
  • P. Veda Bhanu
    • 1
    Email author
  • J. Soumya
    • 1
  • Linga Reddy Cenkeramaddi
    • 2
  1. 1.Birla Institute of Technology and Science - PilaniHyderabadIndia
  2. 2.University of AgderKristiansand SNorway

Personalised recommendations