Advertisement

Optimization of Test Wrapper Length for TSV Based 3D SOCs Using a Heuristic Approach

  • Tanusree KaibarttaEmail author
  • Debesh Kumar Das
Conference paper
Part of the Communications in Computer and Information Science book series (CCIS, volume 892)

Abstract

Core of an integrated circuit is supplied test stimulus generated by an external test source and then responses of the core are compared with expected responses. Test access mechanism (TAM) is a mechanism responsible for transporting test data to the cores. Core of a three-dimensional System on Chip (SOC) has various elements related to testing of the core, known as wrapper input cells, wrapper output cells and set of scan chains. These elements are to be interconnected to form wrapper chains. To perform this, the elements are connected in an order such that the wrapper chain begins with the wrapper input cells and then internal scan chains followed by the wrapper output cells. This paper aims to determine the placement of core elements in several layers of 3D SOC for a number of wrapper chains and interconnect the core elements using available number of TSV such that the length of the longest wrapper chain is minimized.

Keywords

Wrapper TSV TAM 

References

  1. 1.
    IEEE Std.1500: IEEE Standard Testability Method for Embedded Core based Integrated Circuits. IEEE, New York (2005)Google Scholar
  2. 2.
    Puttuswamy, K., Loh, G.H.: The impact of 3-dimensional integration on the design of arithmetic units. In: IEEE International Symposium on Circuits and Systems, pp. 4951–4954. IEEE, Greece (2006)Google Scholar
  3. 3.
    Iyengar, V., Chakrabarty, K., Marinissen, E.J.: Test wrapper and test access mechanism co-optimization for system-on-chip. J. Electron. Test. Theory Appl. 18, 213–230 (2002)CrossRefGoogle Scholar
  4. 4.
    Goel, S.K., Marinissen, E.J.: SOC test architecture design for efficient utilization of test bandwidth. ACM Trans. Des. Autom. Electron. Syst. 8(4), 399–429 (2003)CrossRefGoogle Scholar
  5. 5.
    Giri, C., Sarkar, S., Chattopadhyaya, S.: A genetic algorithm based heuristic technique for power constrained test scheduling in core-based SOCs. In: IEEE Proceedings of IFIP International Conference on Very Large Scale Integration, USA, pp. 320–323 (2007)Google Scholar
  6. 6.
    Wu, X., Chen, Y., Chakrabarty, K., Xie, Y.: Test-access mechanism optimization for core-based three-dimensional SOCs. Microelectron. J. 41, 601–615 (2010)CrossRefGoogle Scholar
  7. 7.
    Kaibartta, T., Das, D.K.: Testing of 3D IC with minimum power using genetic algorithm. In: 10th International Design and Test Symposium (IDT), pp. 112–117. IEEE, Jordon (2015)Google Scholar
  8. 8.
    Noia, B., Chakrabarty, K., Xie, Y.: Test-wrapper optimization for embedded cores in TSV-based three-dimensional SOCs. In: IEEE International Conference on Computer Design, pp. 70–77 (2009)Google Scholar
  9. 9.
    Roy, S.K., Giri, C., Rahaman, H.: Optimization of test wrapper for TSV based 3D SOCs. J. Elctron. Test. 32, 511–529 (2016)CrossRefGoogle Scholar

Copyright information

© Springer Nature Singapore Pte Ltd. 2019

Authors and Affiliations

  1. 1.Department of Computer Science and EngineeringIIT (ISM) DhanbadJharkhandIndia
  2. 2.Department of Computer Science and EngineeringJadavpur UniversityKolkataIndia

Personalised recommendations