Advertisement

High Level Synthesis and Implementation of Cryptographic Algorithm in AHIR Platform

  • Abhimanniu RaveendranEmail author
  • Sanjay Dhok
  • Rajendra Patrikar
Conference paper
Part of the Communications in Computer and Information Science book series (CCIS, volume 892)

Abstract

This paper proposes a High Level Synthesis (HLS) design methodology that translates complex algorithms modeled in high level language to hardware description. The existing HLS strategies fails to provide adequate abstraction to the underlying hardware details and thus limits software programmers from designing complex and advanced cipher algorithms. In this paper the method of generating synthesizable Register Transfer Level (RTL) design from algorithm is accomplished through an open framework called AHIR, an acronym for a hardware intermediate representation. The integrated design flow intends to generate layout from algorithm with minimal human intervention and thus offers software programmers with ample opportunities to design application specific digital hardware. The paper discusses several highlights of the design flow including savings in verification, rapid prototyping and shorter time to market together with various performance overheads. The cipher algorithms implemented in this paper includes the widely accepted Advanced Encryption Standard (AES) along with other established lightweight algorithms namely PRESENT, Light Encryption Device (LED) which are effective for resource constrained applications. A comparative performance analysis was carried out between the high level design approach and the traditional RTL style based on their FPGA and ASIC implementation.

Keywords

High level synthesis AHIR AES LED PRESENT 

References

  1. 1.
    Sahasrabuddhe, S.D., Raja, H., Arya, K., Desai, M.P.: AHIR: a hardware intermediate representation for hardware generation from high-level languages. In: 20th International Conference on VLSI Design, January 2007Google Scholar
  2. 2.
    Arvind, Nikhil, R., Rosenband, D., Dave, N.: High-level synthesis: an essential ingredient for designing complex ASICs. In: International Conference on Computer Aided Design (ICCAD 2004), November 2004Google Scholar
  3. 3.
    Sahasrabuddhe, S.D.: A competitive pathway from high-level programs to hardware. Ph.D. dissertation, IIT Bombay (2009)Google Scholar
  4. 4.
    AhirV2: from algorithms to hardware-An overview Madhav Desai Department of Electrical Engineering Indian Institute of Technology, Mumbai, 400076, India, 22 February 2015Google Scholar
  5. 5.
    Budiu, M., Goldstein, S.C.: Pegasus: an efficient intermediate representation. School of Computer Science, Carnegie Mellon University, Technical report, April 2002Google Scholar
  6. 6.
    Gupta, S., Dutt, N., Gupta, R., Nicolau, A.: SPARK: a high-level synthesis framework for applying parallelizing compiler transformations. In: International Conference on VLSI Design, January 2003Google Scholar
  7. 7.
    ModelSim Foreign Language Interface for c VHDL Co-Simulation- by Andre PoolGoogle Scholar
  8. 8.
    Daemen, J., Rijmen, V.: AES Proposal: Rijndael, NIST AES Proposal. www.esat.kuleuven.ac.be/rijmen/rijndael/
  9. 9.
    Bogdanov, A., et al.: PRESENT: an ultra-lightweight block cipher. In: Paillier, P., Verbauwhede, I. (eds.) CHES 2007. LNCS, vol. 4727, pp. 450–466. Springer, Heidelberg (2007).  https://doi.org/10.1007/978-3-540-74735-2_31CrossRefGoogle Scholar
  10. 10.
    Light Encryption Device, Jian Guo Institute for Infocomm Research, Singapore, Thomas Peyrin Axel Poschmann Nanyang Technological University, Singapore, Matt Robshaw Applied Cryptography Group, Orange Labs, France, CHES 2011 Proceedings of the 13th International Conference on Cryptographic Hardware and Embedded SystemsGoogle Scholar
  11. 11.
    A recent review on lightweight cryptography. in IoT In: 2017 International Conference on I-SMAC (IoT in Social, Mobile, Analytics and Cloud) (I-SMAC), Palladam, India, February 2017Google Scholar
  12. 12.
    Analysis of lightweight cryptographic solutions for Internet of Things. Indian J. Sci. Technol. 9(28) (2016).  https://doi.org/10.17485/ijst/2016/v9i28/98382

Copyright information

© Springer Nature Singapore Pte Ltd. 2019

Authors and Affiliations

  • Abhimanniu Raveendran
    • 1
    Email author
  • Sanjay Dhok
    • 1
  • Rajendra Patrikar
    • 1
  1. 1.Center for VLSI and NanotechnologyVisvesvaraya National Institute of TechnologyNagpurIndia

Personalised recommendations