Advertisement

A VLSI Architecture for the PRESENT Block Cipher with FPGA and ASIC Implementations

  • Jai Gopal PandeyEmail author
  • Tarun Goel
  • Mausam Nayak
  • Chhavi Mitharwal
  • Sajid Khan
  • Santosh Kumar Vishvakarma
  • Abhijit Karmakar
  • Raj Singh
Conference paper
Part of the Communications in Computer and Information Science book series (CCIS, volume 892)

Abstract

The infrastructure of internet-of-things (IoT) and cyber-physical systems (CPS) is based on the security of communicated data. Here, lightweight cryptography plays a vital role in IoT/CPS resource-constrained environments. In this paper, we propose an architecture for the PRESENT lightweight block cipher and its VLSI implementations in an FPGA and ASIC. The input-output ports of the architecture are registered and datapath is based on 8-bit. It requires 49 clock cycles for processing of 64-bit plaintext with 80-bit user key. The FPGA implementation of the proposed architecture is done in Xilinx Virtex-5 device in comparison to an existing design improved performance has been obtained. Further, an ASIC implementation of the architecture is done in SCL 180 nm technology where gate equivalent (GE) of the design is 1608 GEs and area of chip is 1.55 mm2. At 100 MHz operating frequency, total power consumption of the chip is 0.228 mW. A throughput of 130.612 Mbps, energy 112.15 nJ, energy/bit 14.018 nJ/bit, and 0.813 efficiency is obtained.

Keywords

PRESENT block cipher Lightweight cryptography VLSI architecture FPGA ASIC 

Notes

Acknowledgement

The authors would like to thank Director, CSIR-CEERI, Pilani, Rajasthan, India and Ministry of Electronics and Information Technology (MeitY), Govt. of India for providing necessary resources to carry out this research. This work has been carried out under the SMDP-C2SD project, sponsored by MeitY.

References

  1. 1.
    Alioto, M. (ed.): Enabling the Internet of Things. From Integrated Circuits to Integrated Systems. Springer, Cham (2017).  https://doi.org/10.1007/978-3-319-51482-6CrossRefGoogle Scholar
  2. 2.
    Shi, W., Dustdar, S.: The promise of edge computing. Computer 49(5), 78–81 (2016)CrossRefGoogle Scholar
  3. 3.
    Lee, E.A., Seshia, S.A.: Introduction to Embedded Systems: A Cyber-Physical Systems Approach. MIT Press, Cambridge (2016)zbMATHGoogle Scholar
  4. 4.
    Russell, S.J., Norvig, P.: Artificial Intelligence: A Modern Approach. Pearson Education Limited, Malaysia (2016)zbMATHGoogle Scholar
  5. 5.
    Xu, T., Wendt, J.B., Potkonjak, M.: Security of IoT systems: design challenges and opportunities. In: Proceedings of the 2014 IEEE/ACM International Conference on Computer-Aided Design, pp. 417–423. IEEE Press (2014)Google Scholar
  6. 6.
    Pathan, A.-S.K.: Securing Cyber-Physical Systems. CRC Press, Boca Raton (2015)CrossRefGoogle Scholar
  7. 7.
    Eisenbarth, T., Kumar, S.: A survey of lightweight-cryptography implementations. IEEE Des. Test Comput. 24(6), 522–533 (2007)CrossRefGoogle Scholar
  8. 8.
    ISO/IEC 29192-2:2012. Information technology–security techniques–lightweight cryptography – part 2: Block ciphersGoogle Scholar
  9. 9.
    Bogdanov, A., et al.: PRESENT: an ultra-lightweight block cipher. In: Paillier, P., Verbauwhede, I. (eds.) CHES 2007. LNCS, vol. 4727, pp. 450–466. Springer, Heidelberg (2007).  https://doi.org/10.1007/978-3-540-74735-2_31CrossRefGoogle Scholar
  10. 10.
    Rolfes, C., Poschmann, A., Leander, G., Paar, C.: Ultra-lightweight implementations for smart devices – security for 1000 gate equivalents. In: Grimaud, G., Standaert, F.-X. (eds.) CARDIS 2008. LNCS, vol. 5189, pp. 89–103. Springer, Heidelberg (2008).  https://doi.org/10.1007/978-3-540-85893-5_7CrossRefzbMATHGoogle Scholar
  11. 11.
    Lara-Nino, C.A., Diaz-Perez, A., Morales-Sandoval, M.: Lightweight hardware architectures for the PRESENT cipher in FPGA. IEEE Trans. Circ. Syst. I Reg. Papers 64, 2544–2555 (2017)CrossRefGoogle Scholar
  12. 12.
    Hanley, N., ONeill, M.: Hardware comparison of the ISO/IEC 29192-2 block ciphers. In: IEEE Computer Society Annual Symposium on VLSI (ISVLSI) 2012, pp. 57–62. IEEE (2012)Google Scholar
  13. 13.
    Pandey, J.G., Goel, T., Karmakar, A.: An efficient VLSI architecture for PRESENT block cipher and its FPGA implementation. In: Kaushik, B.K., Dasgupta, S., Singh, V. (eds.) VDAT 2017. CCIS, vol. 711, pp. 270–278. Springer, Singapore (2017).  https://doi.org/10.1007/978-981-10-7470-7_27CrossRefGoogle Scholar
  14. 14.
    Xilinx: Xilinx power estimator user guideGoogle Scholar
  15. 15.
    Xilinx: ISE design suiteGoogle Scholar
  16. 16.
    Semi-conductor Laboratory (SCL), Gov. of India (2018)Google Scholar
  17. 17.
    Synopsys: Synopsys products (2018)Google Scholar

Copyright information

© Springer Nature Singapore Pte Ltd. 2019

Authors and Affiliations

  • Jai Gopal Pandey
    • 1
    • 2
    Email author
  • Tarun Goel
    • 2
  • Mausam Nayak
    • 1
    • 3
  • Chhavi Mitharwal
    • 1
    • 3
  • Sajid Khan
    • 4
  • Santosh Kumar Vishvakarma
    • 4
  • Abhijit Karmakar
    • 1
    • 2
  • Raj Singh
    • 1
    • 2
  1. 1.CSIR- Central Electronics Engineering Research InstitutePilaniIndia
  2. 2.Academy of Scientific and Innovative Research (AcSIR), CSIR-CEERIPilaniIndia
  3. 3.Banasthali VidyapithVanasthaliIndia
  4. 4.Indian Institute of Technology IndoreSimrol, IndoreIndia

Personalised recommendations