Advertisement

Voltage Level Adapter Design for High Voltage Swing Applications in CMOS Differential Amplifier

  • Ashfakh AliEmail author
  • Arpan Jain
  • Zia Abbas
Conference paper
Part of the Communications in Computer and Information Science book series (CCIS, volume 892)

Abstract

This work focuses on circuit level technique that achieves high swing in single ended output differential amplifiers like differential amplifier with active current mirror load, telescopic cascode, folded cascode etc. This technique is designed in such a manner that it can be visualized as a 2-terminal black box. Now, these 2-terminals can be connected to the conventional single ended differential amplifiers enhancing their swing without degrading other parameters like gain, bandwidth, CMRR etc. This black box achieves its performance consuming less power and minimum circuitry area. All the simulation characterization and validation has been made through UMC 180 nm technology node in Cadence.

Keywords

CMOS Differential amplifier Current mirror load Quiescent point Voltage swing Transconductance 

References

  1. 1.
    Razavi, B.: Design of Analog CMOS Integrated Circuits, 22nd edn. Tata McGRAW-HILL, Bangkok (2002)Google Scholar
  2. 2.
    Allen, P.E., Holberg, D.R.: CMOS Analog Circuit Design, 3rd edn. Oxford University Press, Oxford (1987)Google Scholar
  3. 3.
    Butkovic, Z., Szabo, A.: Analysis of the CMOS differential amplifier with active load and single-ended output. In: IEEE MELECON 2004, May 12–15, Dubrovnik, Croatia (2004)Google Scholar
  4. 4.
    Corsi, F., Marzocca, C.: An approach to the analysis of the CMOS differential stage with active load and single-ended output. IEEE Trans. Educ. 46(3), 325–328 (2003)CrossRefGoogle Scholar
  5. 5.
    Paulik, G.F., Mayer, R.P.: Differential amplifier with current-mirror load. IEEE Trans. Educ. 55(2), 233–237 (2012)CrossRefGoogle Scholar
  6. 6.
    Abbas, Z., Olivieri, M., Yakupov, M., Ripp, A.: Design centering/yield optimization of power aware band pass filter based on CMOS current controlled current conveyor (CCCII+). Microelectron. J. 44(4), 321–331 (2013)CrossRefGoogle Scholar
  7. 7.
    Abbas, Z., Yakupov, M., Olivieri, M., Ripp, A., Strobe, G.: Yield optimization for low power current controlled current conveyor. In: Proceedings of 25th Symposium on Integrated Circuits and Systems Design (SBCCI), pp. 1–6 (2012)Google Scholar
  8. 8.
    Abbas, Z., Olivieri, M.: Optimal transistor sizing for maximum yield in variation aware standard cell design. Int. J. Circuit Theory Appl. 44, 1400–1424 (2016)CrossRefGoogle Scholar

Copyright information

© Springer Nature Singapore Pte Ltd. 2019

Authors and Affiliations

  1. 1.Center for VLSI and Embedded Systems Technologies (CVEST)International Institute of Information and Technology (IIIT) HyderabadHyderabadIndia

Personalised recommendations