Advertisement

A High-Matching Low Noise Differential Charge Pump for PLL

  • Hengzhou Yuan
  • Yang GuoEmail author
Conference paper
Part of the Communications in Computer and Information Science book series (CCIS, volume 994)

Abstract

This paper presents a high matching charge pump with low noise. Two pairs of charge pumps in differential structure alleviate charge sharing and improve static mismatch. This simple structure with minimum number of transistors can reduce the noise of CP. A differential low amplitude buffer stage is proposed to reduce the dynamic mismatch of CP. A 3.125 GHz PLL is implemented with the proposed charge pumps in 65 nm CMOS process. In simulation, the proposed CP achieved good static mismatch and dynamic mismatch in a dynamic range larger than half VDD. The noise simulated at 1 kHz achieved −227 dB. The reference spur measured at 25 MHz was lower than −51.5 dBc. The test results show the good performance of proposed CPPLL.

Keywords

PLL Charge pump Low noise 

Notes

Acknowledgments

This research was supported by National Natural Science Foundation of China Program (No. 61772540).

References

  1. 1.
    Lee, J., et al.: Design of 56 Gb/s NRZ and PAM4 SerDes transceivers in CMOS technologies. IEEE J. Solid State Circ. 50(9), 2061–2073 (2015)CrossRefGoogle Scholar
  2. 2.
    Loke, A.L.S., et al.: A versatile 90-nm CMOS charge-pump PLL for SerDes transmitter clocking. IEEE J. Solid State Circ. 41(8), 1894–1907 (2006)CrossRefGoogle Scholar
  3. 3.
    Bhardwaj, M., et al.: Design of a wide output range and reduced current mismatch charge pump PLL with improved performance. In: 2016 International Conference on Advances in Computing, Communications and Informatics, pp. 2644–2649 (2016)Google Scholar
  4. 4.
    Schober, S., et al.: A 1.25 mW 0.8–28.2 GHz charge pump PLL with 0.82 ps RMS jitter in all-digital 40 nm CMOS. In: 2015 IEEE International Symposium on Circuits and Systems (ISCAS), pp. 549–552 (2015)Google Scholar
  5. 5.
    Goyal, B., et al.: Design of charge pump PLL using improved performance ring VCO. In: 2016 International Conference on Electrical, Electronics, and Optimization Techniques, pp. 3254–3258 (2016)Google Scholar
  6. 6.
    Dhar, D., et al.: Analysis of the effect of PFD sampling on charge-pump PLL stability. In: 2018 IEEE International Symposium on Circuits and Systems, pp. 1–5 (2018)Google Scholar
  7. 7.
    Zhao, B., et al.: Supply-noise interactions among submodules inside a charge-pump PLL. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 23(4), 771–775 (2015)CrossRefGoogle Scholar
  8. 8.
    Zhao, B., et al.: A spur suppression technique using an edge-interpolator for a charge-pump PLL. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 20(5), 969–973 (2015)MathSciNetGoogle Scholar
  9. 9.
    Lee, J.-S., et al.: Charge pump with perfect current matching characteristics in phase-locked loops. Electron. Lett. 36(23), 1907–1908 (2000)CrossRefGoogle Scholar
  10. 10.
    Choi, Y.-S., et al.: Gain-boosting charge pump for current matching in phase-locked loop. IEEE Trans. Circ. Syst. II 53(10), 1022–1025 (2006)CrossRefGoogle Scholar
  11. 11.
    Shao, H., et al.: A high-performance charge pump with improved static and dynamic matching characteristic. In: IEEE International Conference on Asic, pp. 1–4 (2016)Google Scholar
  12. 12.
    Zhong, D., et al.: A perfectly current matched charge pump with wide dynamic range for ultra low voltage applications. IEICE Electron. Express 11(23), 1–6 (2014)CrossRefGoogle Scholar
  13. 13.
    Brownlee, M., et al.: A 0.5-GHz to 2.5-GHz PLL with fully differential supply regulated tuning. IEEE J. Solid State Circ. 46(12), 2720–2728 (2006)CrossRefGoogle Scholar
  14. 14.
    Zhang, Z., et al.: Source-switched charge pump with reverse leakage compensation technique for spur reduction of wideband PLL. Electron. Lett. 52(14), 1211–1212 (2016)CrossRefGoogle Scholar
  15. 15.
    Jonsson, F., et al.: Techniques to reduce folding of noise and interferers in PLL charge-pump. In: IEEE International Conference on Electronics, Circuits and Systems, pp. 1067–1070 (2008)Google Scholar
  16. 16.
    Choi, J., et al.: A spur suppression technique using an edge-interpolator for a charge-pump PLL. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 20(5), 969–973 (2012)CrossRefGoogle Scholar

Copyright information

© Springer Nature Singapore Pte Ltd. 2019

Authors and Affiliations

  1. 1.College of ComputerNational University of Defense TechnologyChangshaPeople’s Republic of China

Personalised recommendations