Advertisement

Comparative Analysis of 8-Bit ALU in 90 and 45 nm Technologies Using GDI Technique

  • T. Swapna RaniEmail author
  • Kumud Kumar BhardwajEmail author
Conference paper
Part of the Lecture Notes in Networks and Systems book series (LNNS, volume 65)

Abstract

Arithmetic and Logic Unit is the fundamental building block of almost all the digital devices. ALU is the heart of the Central Processing Unit (CPU) of the computer. It is generally used to perform the arithmetic and logical operations in the device. ALU can perform arithmetic operations like addition, subtraction, multiplication, increment, decrement, shift operations, and logical operations like AND, OR, XOR, NAND, NOR, etc. Any digital device has its characteristics; based on its characteristics ALU is configured. The parameters like the speed of operation, power, accuracy, etc., are taken care during the design. This paper presents the design of 8-bit ALU which performs 16 operations in 45 and 90 nm technology and compares parameters like power and delay.

Keywords

Arithmetical logical unit GDI technique Low-power VLSI 

Notes

Acknowledgements

Behind every achievement, there is unfathomable sea of gratitude to those who supported it and without whom it would ever have been a success one. We are thankful to Principal and head of department for their support and encouragement.

References

  1. 1.
    Koppad D, Hiremath S. Low power 1-bit full adder circuit using modified gate diffusion input (GDI). In: Conference on first international micro and nano technologiesGoogle Scholar
  2. 2.
    Uma R, Davachelvan P. Low power and high speed adders in modified gate diffusion input technique. In: Computer networks & communications (NetCom)Google Scholar
  3. 3.
    Esther Rani T, Asha Rani M, Rao R (2011) Area optimized low power arithmetic and logic unit. 978-1-4244-8679-3/11/$26.00 ©2011, IEEEGoogle Scholar
  4. 4.
    Wolf W (1998) Modern VLSI design—systems on silicon. Prentice HallGoogle Scholar
  5. 5.
    Tsividis Y (1999) Operation and modeling of the MOS transistor. Mc Graw-HillGoogle Scholar
  6. 6.
    Anitha D, Chari KM (2014, Oct) Low power ALU design considering PVT variations. Int J Comput Appl 104(17)Google Scholar
  7. 7.
    Kamaraju M, Kishore KL, Tilak AVN (2010, Dec) Power optimized ALU for efficient datapath. Int J Comput Appl 11(11)CrossRefGoogle Scholar
  8. 8.
    Swetha S (2016, July) Design of low power and area efficient full adder using modified gate diffusion input. Int J Comput Appl 145(8)CrossRefGoogle Scholar
  9. 9.
    Salehi S, DeMara RF (2015) Energy and area analysis of a floating point unit in 15 nm CMOS process technology. In: Proceedings of IEEE Southeast conference 2015 (SECon-2015), Fort Lauderdale, FL, 9–12 April 2015Google Scholar
  10. 10.
    Clark LT, Hoffman EJ, Miller J, Biyani M, Liao Y, Strazdus S, Morrow M, Velarde KE, Yarch MA (2001) An embedded 32-b Microprocessor Core for low-power and high performance applications. IEEE J Solid-State Circ 36(11):1599–1608CrossRefGoogle Scholar
  11. 11.
    Deleganes DJ, Barany M, Geannopoulos G, Kreitzer K, Morrise M, Milliron D, Singh AN, Wijeratne S (2005) Low-voltage swing logic circuits for a Pentium ® 4 Processor Integer Core. IEEE J Solid-State Circ 40(1):36–43CrossRefGoogle Scholar
  12. 12.
    Pilmeier MR (2002) Barrel shifter design, optimization and analysis. Lehigh University, Jan 2002Google Scholar
  13. 13.
    Priyanka Mandal, Siddhant Malani, Palsodkar PM. VLSI implementation of barrel shifter. In: Proceedings of SPIT-IEEE colloquium and international conference, Mumbai, IndiaGoogle Scholar
  14. 14.
    Pappachan R, Vijaykumar V, Ravi T, Kannan V (2013) Design and analysis of 4-bit low-power barrel shifter in 20 nm FINFET technology. IJES 2(3):17–25Google Scholar
  15. 15.
    Bhattacharyya P, Kundu B, Ghosh S, Kumar V, Dandapat A (2015) Performance analysis of a low-power high-speed hybrid 1-bit full adder circuit. IEEE Trans Very Large Scale Integr (VLSI) Syst 23(10):2001–2008CrossRefGoogle Scholar
  16. 16.
    Srivastava A, Srinivasan C (2002) ALU design using reconfigurable CMOS logic.Preview the documentView in a new window. Circuits and Systems, 2002. MWSCAS-2002. The 2002 45th Midwest Symposium on. (vol 2), IEEE, 2002Google Scholar

Copyright information

© Springer Nature Singapore Pte Ltd. 2019

Authors and Affiliations

  1. 1.ECECMR College of Engineering & TechnologyMedchalIndia

Personalised recommendations