Comparative Analysis of 8-Bit ALU in 90 and 45 nm Technologies Using GDI Technique
Arithmetic and Logic Unit is the fundamental building block of almost all the digital devices. ALU is the heart of the Central Processing Unit (CPU) of the computer. It is generally used to perform the arithmetic and logical operations in the device. ALU can perform arithmetic operations like addition, subtraction, multiplication, increment, decrement, shift operations, and logical operations like AND, OR, XOR, NAND, NOR, etc. Any digital device has its characteristics; based on its characteristics ALU is configured. The parameters like the speed of operation, power, accuracy, etc., are taken care during the design. This paper presents the design of 8-bit ALU which performs 16 operations in 45 and 90 nm technology and compares parameters like power and delay.
KeywordsArithmetical logical unit GDI technique Low-power VLSI
Behind every achievement, there is unfathomable sea of gratitude to those who supported it and without whom it would ever have been a success one. We are thankful to Principal and head of department for their support and encouragement.
- 1.Koppad D, Hiremath S. Low power 1-bit full adder circuit using modified gate diffusion input (GDI). In: Conference on first international micro and nano technologiesGoogle Scholar
- 2.Uma R, Davachelvan P. Low power and high speed adders in modified gate diffusion input technique. In: Computer networks & communications (NetCom)Google Scholar
- 3.Esther Rani T, Asha Rani M, Rao R (2011) Area optimized low power arithmetic and logic unit. 978-1-4244-8679-3/11/$26.00 ©2011, IEEEGoogle Scholar
- 4.Wolf W (1998) Modern VLSI design—systems on silicon. Prentice HallGoogle Scholar
- 5.Tsividis Y (1999) Operation and modeling of the MOS transistor. Mc Graw-HillGoogle Scholar
- 6.Anitha D, Chari KM (2014, Oct) Low power ALU design considering PVT variations. Int J Comput Appl 104(17)Google Scholar
- 9.Salehi S, DeMara RF (2015) Energy and area analysis of a floating point unit in 15 nm CMOS process technology. In: Proceedings of IEEE Southeast conference 2015 (SECon-2015), Fort Lauderdale, FL, 9–12 April 2015Google Scholar
- 12.Pilmeier MR (2002) Barrel shifter design, optimization and analysis. Lehigh University, Jan 2002Google Scholar
- 13.Priyanka Mandal, Siddhant Malani, Palsodkar PM. VLSI implementation of barrel shifter. In: Proceedings of SPIT-IEEE colloquium and international conference, Mumbai, IndiaGoogle Scholar
- 14.Pappachan R, Vijaykumar V, Ravi T, Kannan V (2013) Design and analysis of 4-bit low-power barrel shifter in 20 nm FINFET technology. IJES 2(3):17–25Google Scholar
- 16.Srivastava A, Srinivasan C (2002) ALU design using reconfigurable CMOS logic.Preview the documentView in a new window. Circuits and Systems, 2002. MWSCAS-2002. The 2002 45th Midwest Symposium on. (vol 2), IEEE, 2002Google Scholar