Advertisement

Design of a Novel High-Speed- and Energy-Efficient 32-Bit Carry-Skip Adder

  • B. SanjanaEmail author
  • K. Ragini
Conference paper
Part of the Lecture Notes in Networks and Systems book series (LNNS, volume 65)

Abstract

In this paper, different 32-bit carry-skip adders, i.e., Fixed Stage Size-Conventional carry-skip adder (FSS-Conv CSKA), Variable Stage Size-Conventional carry-skip adder (VSS-Conv CSKA), Fixed Stage Size-Concatenation and Incrementation carry-skip adder (FSS-CI CSKA) and Variable Stage Size-Concatenation and Incrementation carry-skip adder (VSS-CI CSKA) are designed and compared in terms of power, energy, critical path delay, power-delay product, and energy-delay product using 45 nm static CMOS technology for different range of supply voltages, i.e., 0.7v, 0.9v, 1.1v. The results that are obtained using tanner EDA simulations reveal that the Concatenation and Incrementation carry-skip adder with fixed and variable stage size has 51 and 49% improvement in the critical path delay and energy, compared with those of fixed stage size-conventional carry-skip adder and Variable Stage Size-Conventional carry-skip adder.

Keywords

Carry-skip adder (CSKA) FSS-Conv CSKA VSS-Conv CSKA FSS-CI CSKA VSS-CI CSKA 

References

  1. 1.
    Bahadori M, Kamal M, Afzali-Kusha A, IEEE, Pedram M, Fellow, IEEE (2016) High-speed and energy-efficient carry skip adder operating under a wide range of supply voltage levels. IEEE Trans Very Large Scale Integr (VLSI) Syst 24(2):421–433 CrossRefGoogle Scholar
  2. 2.
    Bhattacharyya P, IEEE, Kundu B, Ghosh S, Kumar V, Member, IEEE, Dandapat A, Member, IEEE (2015) Performance analysis of a low-power high-speed hybrid 1-bit full adder circuit. IEEE Trans Very Large Scale Integr (VLSI) Syst 23(10):2001–2007CrossRefGoogle Scholar
  3. 3.
    Goel S, Kumar A, Bayoumi MA (2006) Design of robust, energy efficient full adders for deep-submicrometer design using hybrid-CMOS logic style. IEEE Trans Very Large Scale Integr (VLSI) Syst 14(12):1309–1321CrossRefGoogle Scholar
  4. 4.
    Zhang M, Gu J, Chang C-H (2003) A novel hybrid pass logic with static CMOS output drive full-adder cell. In: Proceedings of the international symposium on circuits systems, May 2003, pp 317–320Google Scholar
  5. 5.
    Tung C-K, Hung Y-C, Shieh S-H, Huang G-S (2007) A low-power high-speed hybrid CMOS full adder for embedded system. In: Proceedings of IEEE conference on design diagnostics electronic circuits and systems, Apr 2007, vol 13, pp 1–4Google Scholar
  6. 6.
    Alioto M, Palumbo G (2003) A simple strategy for optimized design of one-level carry-skip adders. IEEE Trans Circuits Syst I: Fundam Theory Appl 50(1):141–148MathSciNetCrossRefGoogle Scholar

Copyright information

© Springer Nature Singapore Pte Ltd. 2019

Authors and Affiliations

  1. 1.Department of ECEG. Narayanamma Institute of Technology and ScienceHyderabadIndia

Personalised recommendations