Reconfigured VLSI Architecture for Discrete Wavelet Transform

  • Pramod NaikEmail author
  • Hansraj Guhilot
  • Arun Tigadi
  • Prakash Ganesh
Conference paper
Part of the Advances in Intelligent Systems and Computing book series (AISC, volume 898)


This paper presents reconfigured dual-memory controller-based VLSI architecture for discrete wavelet transform to meet the wide variety of diverse computing requirements of the future generation system on chip designs. The proposed architecture mainly consists of a reconfigured DWT processor with dedicated memory which enhances the overall performance of the design. Generally any image and video processing algorithm memory plays are major criteria in determining the overall performance of the design. We have designed and implemented a dual-memory controller DWT processor on ZedBoard. This created dual-memory controlled DWT IP can be reconfigured as per designer requirement for high-end application. The DWT is applied to various images, and the compression ratio is obtained. The above architecture is implemented in SoC XC7Z020 FPGA, and the results show that architecture has reduced memory, low power consumption, and high throughput over several designs. The performance is compared with the available architectures showing good agreements. The area utilized by the DWT architecture is 13%, the delay is 11.577 ns, and the total on-chip power consumption is 23.8 mW. The number of slice LUTs and slice registers utilized for the design is 912 and 1469, respectively.


DWT SoC Dual-port memory IP 



I would thank the CoreEL Technologies Pvt Ltd for providing the various facilities and resources available. I would also thank KLE Dr. M.S.S.CET, Belagavi, for their support in completing this work.


  1. 1.
    Kumar, P., Tigadi, A., Guhilot, H., Vyasaraj, T.: Design and analysis of real-time video processing based on DWT architecture for mobile robots. Procedia Comput. Sci. (2016)Google Scholar
  2. 2.
    Mehrseresht, N., Taubam, D.: An efficient content adaptive motion-compensated 3D-DWT with enhanced spatial and temporal scalability. IEEE Trans. Image Process. 15(6) (2006)CrossRefGoogle Scholar
  3. 3.
    Srinivasarao, B.K.N., Chakrabarti, I.: High-performance VLSI architecture for 3-D discrete wavelet transform. In: International Symposium on VLSI Design, Automation and Test (VLSI-DAT) (2016)Google Scholar
  4. 4.
    Das, A., Hazra, A., Banerjee, S.: An efficient architecture for 3-D discrete wavelet transform. IEEE Trans. Circuits Syst. Video Technol. (2014)Google Scholar
  5. 5.
    Said, A., Pearlman, W.A.: A new fast and efficient image codec based on set partitioning in hierarchical trees. IEEE Trans. Circuits Syst. Video Technol. 6(3) (1996)CrossRefGoogle Scholar
  6. 6.
    Naveen, Ch., Satpute, V.R., Keskar, A.G., Kulat, K.D.: Fast and memory efficient 3D-DWT based video encoding techniques. In: Proceedings of the International Multiconference of Engineers and Computer Scientists, vol. 1, pp. 427–433 (2014)Google Scholar
  7. 7.
    He, C., Dong, J., Zheng, Y.F., Gao, Z.: Optimal 3-D coefficient tree structure for 3-D wavelet video coding. IEEE Trans. Circuits Syst. Video Technol. 13(10), 961–972 (2003)CrossRefGoogle Scholar
  8. 8.
    Potluri, U.S., Madanayake, A.: Improved 8-point approximate DCT for image and video compression requiring only 14 additions. IEEE Trans. Circuit Syst. 61(6) (2014)CrossRefGoogle Scholar
  9. 9.
    Kalia, K., Pandey, B., Nanda, K., Malhotra, S., Kaur, A., Hussain, D.M.A.: Pseudo open drain IO standards-based energy efficient solar charge sensor design on 20 nm FPGA. In: IEEE 11th International Conference on Power Electronics and Drive Systems (2015)Google Scholar
  10. 10.
    Naveen, Ch., Satpute, V.R., Kulat, K.D., Keskar, A.G.: Comparison of 3D-DWT based video pre-post processing techniques. In: Selected at World Congress on Engineering and Computer Science, San Francisco, pp. 22–24 (2014)Google Scholar
  11. 11.
    Sureshraju, K., Satpute, V.R., Keskar, A.G., Kulat, K.D.: Image compression using wavelet transform compression ratio and Psnr calculation. In: Proceedings of the National Conference on Computer Society and Informatics (2012)Google Scholar
  12. 12.
    Pilrisot, C., Antonini, M., Barlaud, M.: 3-D scan based wavelet transform and quality control for video coding. Eur. Assoc. Signal Process. J. Appl. Signal Process., 56–65 (2003)Google Scholar
  13. 13.
    Daubechies, I., Sweldens, W.: Factoring wavelet transforms into lifting steps. J. Fourier Anal. Appl. 4(3), 247–269 (1998)MathSciNetCrossRefGoogle Scholar
  14. 14.
    El Gamal, A., Eltoukhy, H.: CMOS image sensors. IEEE Circuits Devices Mag. 21(3), 6–20 (2005)CrossRefGoogle Scholar
  15. 15.
    Mohanty, B.K., Meher, P.K.: Memory-efficient high-speed convolution-based generic structure for multilevel 2-D DWT. IEEE Trans. Circuits Syst. Video Technol. 23(2), 353–363 (2013)CrossRefGoogle Scholar
  16. 16.
    Das, B., Banerjee, S.: Data-folded architecture for running 3-D DWT using 4-tap Daubechies filters. Proc. Circuits Devices Syst. 152(1), 17–24 (2005)CrossRefGoogle Scholar
  17. 17.
    Naveen, Ch., Satpute, V.R., Kulat, K.D., Keskar, A.G.: Video encoding techniques based on 3D- DWT. In: IEEE Students’ Conference on Electrical, Electronics and Computer Science, SCEECS (2014)Google Scholar
  18. 18.
    Barua, S., Carletta, J.E., Kotteri, K.A., Bell, A.E.: An efficient architecture for lifting-based two-dimensional discrete wavelet transforms VLSI. J. Integr. 38(3), 341–352 (2005)CrossRefGoogle Scholar
  19. 19.
    Taghavi, Z., Kasaei, S.: A memory efficient algorithm for multidimensional wavelet transform based on lifting. Proc. IEEE Int. Conf. Acoust. Speech Signal Process. (ICASSP) 6, 401–404 (2003)Google Scholar
  20. 20.
    Mammeri, A., Hadjou, B., Khoumsi, A.: On the selection of appropriate wavelet filters for visual sensor networks. In: 3rd International Symposium on Applied Sciences in Biomedical and Communication Technologies (2010)Google Scholar
  21. 21.
    Das, B., Banerjee, S.: Low power architecture of running 3-D wavelet transform for medical imaging application. Proc. Eng. Med. Biol. Soc./Biomed. Eng. Soc. Conf. 2, 1062–1063 (2002)Google Scholar
  22. 22.
    Darji, A., Shukla, S., Merchant, S.N., Chandorkar, A.N.: Hardware efficient VLSI architecture for 3-D discrete wavelet transform. In: Proceedings of 27th International Conference on VLSI Design and 13th International Conference on Embedded Systems, pp. 348–352 (2014)Google Scholar

Copyright information

© Springer Nature Singapore Pte Ltd. 2019

Authors and Affiliations

  • Pramod Naik
    • 1
    Email author
  • Hansraj Guhilot
    • 2
  • Arun Tigadi
    • 3
  • Prakash Ganesh
    • 1
  1. 1.CoreEL Technologies Pvt LtdBengaluruIndia
  2. 2.ECK C College of EngineeringThane, MumbaiIndia
  3. 3.ECKLE Dr. M.S.S.CETBelagaviIndia

Personalised recommendations