Advertisement

Improving Diagnostic Test Coverage from Detection Test Set for Logic Circuits

  • Bommidi Madhan
  • J. P. AnitaEmail author
Conference paper
Part of the Advances in Intelligent Systems and Computing book series (AISC, volume 898)

Abstract

The proposed work aims at generating a diagnostic test set which is a compact test set derived from a large set of test vectors generated from any automatic test pattern generator (ATPG). This diagnostic test set is required to find out the exact location of the faults. The patterns generated from the ATPG may be sufficient to find out whether the circuit is fault free or not, but will not give the location of the fault. Hence, the proposed method aims at identifying the exact location of the faults. The experiment has been carried out on several ISCAS’85 and ISCAS’89 benchmark circuits.

Keywords

Fault location Fault diagnosis Test coverage Test set 

References

  1. 1.
    Anita, J.P., Sudheesh, P.: Test power reduction and test pattern generation for multiple faults using zero suppressed decision diagrams. Int. J. High Perform. Syst. Arch. 6(1), 51–60 (2016)CrossRefGoogle Scholar
  2. 2.
    Ye, J., Zhang, X., Hu, Y., Li, X.: Substantial fault pair at-a-time (SFPAT): an automatic diagnostic pattern generation method. In: Proceedings of ATS, pp. 192–197, Dec 2010Google Scholar
  3. 3.
    McCluskey, E.G., Clegg, F.W.: Fault equivalence in combinational logic networks. IEEE Trans. Comput. C-20(11), 1286–1293 (1971)MathSciNetCrossRefGoogle Scholar
  4. 4.
    Mohan, N., Anita, J.P.: A zero suppressed binary decision diagram based test set relaxation for single and multiple stuck-at faults. Int. J. Math. Model. Numer. Optim. 7(1), 83–96 (2016)CrossRefGoogle Scholar
  5. 5.
    Lin, Y.-C., Lu, F., Cheng, K.T.: Multiple-fault diagnosis based on adaptive diagnostic test pattern generation. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 26(5), 932–942 (2007)CrossRefGoogle Scholar
  6. 6.
    Tang, H., Reddy, S.M.: Diagnosis of multiple faults based on fault-tuple equivalence tree. In: Proceedings of DFTS, pp. 217–225, Oct 2011Google Scholar
  7. 7.
    Pomeranz, I.: A test selection procedure for improving the accuracy of defect diagnosis. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 24(8), 2759–2767 (2016)MathSciNetCrossRefGoogle Scholar
  8. 8.
    Tang, H., Manish, S., Rajski, J., Keim, M., Benware, B.: Analyzing volume diagnosis results with statistical learning for yield improvement. In: Proceedings of ETS, pp. 145–150, May 2007Google Scholar
  9. 9.
    Pomeranz, I.: Improving the accuracy of defect diagnosis by considering reduced diagnostic information. In: Proceedings of VTS, p. 16, Apr 2015Google Scholar
  10. 10.
    Kundu, S., Jha, A., Chattopadhyay, S., Sengupta, I., Kapur, R.: Framework for multiple-fault diagnosis based on multiple fault simulation using particle swarm optimization. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 22(3), 696–700 (2014)CrossRefGoogle Scholar
  11. 11.
    Veneris, A., Chang, R., Abadir, M., Amiri, M.: Fault equivalence and diagnostic test generation using ATPG. In: Proceedings of ISCAS, pp. V-221–V-224, May 2004Google Scholar
  12. 12.
    Lee, H., Ha, D.: ATALANTA: an efficient ATPG for combinational circuits. Technical Report 93-12, Virginia Polytech. Inst. State Univ., Blacksburg, VA, USA, pp. 12–93Google Scholar

Copyright information

© Springer Nature Singapore Pte Ltd. 2019

Authors and Affiliations

  1. 1.Department of Electronics and Communication Engineering, Amrita School of EngineeringAmrita Vishwa VidyapeethamCoimbatoreIndia

Personalised recommendations